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SUMMARY
Millisecond pulse forming networks (PFNs) as applicable to electro-thermal chemical 
(ETC) loads fall into the <1 MJ energy bracket. The energy requirements of these 
loads require specialised power sources involving staged energy conversion. For the 
<1MJ energy bracket, capacitive storage systems are usually employed. However, 
these systems exhibit low volume energy density and for volume sensitive 
applications; alternatives need to be considered.
Inductive storage supplies form a sub-group o f the static supplies that have 
theoretically superior volume energy density characteristics.
This thesis documents the execution of a project concerned with the volume- 
optimisation of an inductive storage supply. The system is composed of a three stage 
energy conversion chain. A prime power source (low power) charges an intermediate 
storage (IS) which is characterised by its medium power delivery capabilities. Energy 
is then transferred from the IS to the storage inductor which is characterised by its 
high power delivery capabilities. When sufficiently charged, the energy is then 
transferred to the load. Where pulse forming is required, the inductor storage must 
necessarily be modular. Switching elements to control the energy flow are also 
required.
Work performed at Soreq, Israel, is used as the starting point. A topology 
variation o f the XRAM topology presented by Soreq, original to this thesis, is 
presented and all its functioning modes are analysed. An existing volume model is 
analysed and expanded to incorporate heretofore unmodelled yet non-negligible 
considerations. The volume model generalises the effect o f system modularity, sub­
system technologies and allows for the incorporation of practical construction issues 
into the design process. The aim is to develop a 500 kJ, 80 kA, 20 kV system with a 
volume not exceeding lm 3. This volume must include the IS, storage inductor and full 
switch volume.
The optimisation algorithm and system topology developed in this thesis is 
validated through the construction and testing of a 1.2 kA, 2.5 kV 4 module prototype.
A potential full ratings system, composed o f contemporary device 
technologies and exhibiting a volume o f just over 0.8m3, is proposed.
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OPSOMMING
Millisekonde pulsvormingsnetwerke, soos toegepas op elektrotermies-chemiese laste, 
val in die <1 MJ energievlak. Die energievereistes van hierdie tipe las vereis 
gespesialiseerde kragbronne wat die gestoorde energie in verskillende stadiums aan 
die las beskikbaar stel. Tans word kapasitiewe stelsels gewoonlik vir toepassings wat 
minder as 1 MJ energie benodig gebruik. ‘n Nadeel van hierdie stelsels is egter hulle 
relatiewe lae energiedigtheid. Vir toepassings waar lae volume van belang is, moet 
altematiewe metodes ondersoek word.
Pulskragbronne wat van ‘n induktiewe energiestoor gebruik maak vorm ‘n 
deel van die klas van statiese kragbronne met hoe energiedigtheid.
Hierdie tesis handel oor die optimering, in terme van volume, van ‘n 
induktiewe pulskragbron. Die stelsel bestaan uit drie stadiums, wat die energie van 
een vorm na ‘n ander omskakel en sodoende die vorm van die puls wat aan die las 
gelewer word, beheer. A lae-drywing primere kragbron laai ‘n medium-dry wing 
intermediere energiestoor. Energie word dan van die intermediere energiestoor na ‘n 
hoe-drywing stoorinduktor oorgedra. Nadat die induktor volgelaai is, word die energie 
aan die las oorgedra. Indien pulsvorming benodig word, kan van ‘n modulere induktor 
gebruik gemaak word. Vaste-toestand skakelelemente word gebruik om die 
energievloei te beheer.
Navorsing wat by Soreq, in Israel, uitgevoer is, word as die vertrekpunt vir die 
studie gebruik. ‘n Verandering aan die XRAM topologie word voorgestel en die 
werking daarvan word in detail geanaliseer. ‘n Bestaande volume model word 
ondersoek en uitgebrei om ‘n aantal nie-weglaatbare verskynsels in aanmerking te 
neem. Die nuwe volume model maak voorsiening vir modulariteit, die effek van 
substelseltegnologie en ‘n aantal praktiese oorwegings wat in die ontwerp van die 
stelsel ‘n rol speel. Die finale doel is om ‘n 500 kJ, 80 kA, 20 kV stelsel in ‘n volume 
van 1 m3 in te pas. Hierdie volume van 1 m3 moet die intermediere energiestoor, die 
stoorinduktor, asook die skakelaars, bevat.
Die optimeringsalgoritme en stelseltopologie wat ontwikkel is, word 
eksperimenteel deur middel van ‘n 1.2 kA, 2.5 kV, 4 module prototipe geverifieer.
Laastens word aangetoon hoe ‘n finale stelsel, gebaseer op huidige 
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This thesis forms part of the efforts of the Power Electronics Group (PEG) laboratory 
of the Stellenbosch University to complete a contract to perform feasibility studies 
into the design and construction of a millisecond Pulse Forming Network (PFN) with 
certain technical specifications.
For the energy envelope in question, capacitor-based PFNs are usually 
employed. This technology is limited, however, in that it exhibits a particularly low 
volume energy density. As a result o f this, alternatives have to be considered, one of 
which is the use o f inductors as the primary storage element. If only the volume of the 
storage element is considered, inductor-based systems offer a superior volume energy 
density.
Design and optimisation of an applicable inductor-based PFN is dependant on 
both the applied topology’s electrical functionality and full system volume 
requirements. Design of the system must necessarily consider both requirements 
simultaneously.
The glossary lists all of the nomenclature used in this report. To facilitate the 
understanding of the report, some concepts will now be described.
PFN : A Pulse Forming Network. This is general description for a circuit topology 
that can deliver an energy (or power) pulse o f defined duration and shape, or pulse 
form.
Passive storage device : Used in this thesis to describe a device that can store and 
deliver but not generate energy. Inductors, capacitors and inertial storage systems fall 
into this group.
Active storage device : A storage device that can both store and generate energy. 
Batteries, generators and chemical based devices fall into this group.




Passive pulse shaping : Used to describe the shaping of an energy pulse through the 
interchange of energy through a chain o f passive devices (such as a inductor-capacitor 
ladder, for example). Pulse compression is one example. Each stage must be capable 
of storing the full energy. It is therefor usually used for low energy, short pulse time 
systems.
Active pulse shaping : Used to describe a system that transfers energy directly from 
the first storage element to the load. The load shaping is performed using active 
switches to transfer parts of the stored energy at defined times. It is usually employed 
for high energy, long pulse time systems.
Modular : Used here to describe an active pulse shaping system composed of several 
storage units. For large energy systems, pulse forming through staged passive 
methods (such as pulse compression) would require excessive system volume. An 
active and modular system is therefor used to ensure a desirable pulse form through 
the sequential discharge o f the discrete modules.
XRAM : This is a standard modular inductor-based PFN. The name is the inverse o f 
MARX, which is a standard modular capacitor-based PFN topology. Further 
explanation is give in section 1.3.
OS,CS,Q : These stand for Opening Switch, Closing Switch and Q is a switch that 
can both open and close. They are all active switches. Applicable switch technologies 
depend heavily on system power levels, required switch times, etc. The acronym is 
used in order to generalise the arguments presented.
Staged energy conversion : High energy PFNs are generally composed of several 
active or passive energy subsystems, each one characterised by its power and energy 
delivery capabilities. Generally, electrical generators are high energy (depending on a 
fuel reservoir, for example) but deliver low power levels. A PFN requires high power 
delivery but usually at relatively small energy levels. Some form of staged energy 
conversion is thus necessary.
Prime power : Describes the low power high energy source. Usually a generator. 
This energy source is used to keep the medium power medium energy stage charged 
(in the case o f a battery or electrochemical capacitor stage). The Prime power source 
is not included in any of the optimisation procedures.
IS : The Intermediate Source, where intermediate means between the prime power 
source and the actual storage inductor. It is the medium power, medium energy stage, 
in the case of this thesis composed of an active source o f batteries.
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Capacitor storage : Describes the storage of energy in the form of an Electric field 
between two conductive supports. The technology limits depend on the permeability 
of the separating medium, the breakdown voltage of this medium and the geometry of 
the device.
Inductor storage: Describes the storage of energy in the form of a magnetic field that 
is generated through a current flowing in an inductor. For an air-core inductor, the 
technology is theoretically unlimited. Practical issues such as conductor heating and 
inductor strength do play an important role, however.
Front-end : A single term describing the grouping o f the IS and storage inductor 
stages. The terms front-end efficiency, front-end matching and front-end charge time 
(amongst others) are often used.
Back-end : A single term describing the grouping o f the storage inductor and the 
load. The terms back-end efficiency, back-end matching and back-end discharge time 
(amongst others) are often used.
Front-end Match : Front-end matching describes the classical input and output 
impedance matching between the IS and the inductor. In this case, the impedance in 
question is the Equivalent Series Resistance (ESR) of each element.
Back-end Match : Not the power matching but the transferred energy matching. The 
term describes the relation between the shape of the output pulse and that o f the ideal 
load pulse shape. It is possible to transfer energy to the load that does not do desirable 
work; in this case the matching is not ideal.
Subsystem : The full PFN is composed of several subsystems. These are the prime 
source, the IS, the storage inductor, the switching hardware and the load. The term 
subsystem technology refers to the technology group (such as batteries or 
electrochemical capacitors for the IS) o f each subsystem. When it is clear, however, 
that the actual technology group has been chosen, subsystem technology refers to the 
actual battery choice, for example. The optimisation process presented in this thesis 
describes the optimisation of the IS, inductor and switch subsystems.
Coupled inductors : The mutual inductance between two inductors. It is possible for 
3 (or more) inductors to be mutually coupled. In this case the coupling between each 
pair o f inductors (thus for 3 inductors there are 3 pairs) can be independently 
described.
Balanced inductors : In this case, balanced refers to inductors that are of equal 
inductance values. If there are more than 2 inductors and they are mutually coupled,
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balanced means that the mutual inductance between each pair is numerically equal. 
The term homogenous coupling is also used.
1.2 PFNs, energy envelopes and ETC requirements
This discussion is summarised here but is further elaborated on in sections 2.2 to 2.4. 
The PFN class of topologies are exceptionally varied. These can be broadly divided 
into millisecond and microsecond systems, and use either passive or active pulse 
shaping methods. Possible applications in the millisecond range fall into three distinct 
energy envelopes.
An ETC load falls into the lowest envelope, that requiring energy below 1 MJ. 
The applicable subsystem technologies are understandably sensitive to this energy 
requirement. Pulse forming to match the ETC load profile is not a defined field, as is 
evident by the sometimes contradictory documentation found in the literature. 
However, it is assumed in this project that a modular inductive storage system, with 
no extra passive pulse forming hardware, sufficiently matches the ETC load 
requirements. This assumption is supported particularly in [4], although this 
consideration is not a prime focus o f this research. System design considerations are 
also sensitive to the level of system modularity. As will be described, a module 
number of 4 is considered both optimal from a design perspective and sufficient from 
a pulse forming perspective.
1.3 Sub-system technologies
This discussion is summarised here but is further elaborated on in sections 2.5 to 2.13. 
Due the high power levels required by a typical system (in the hundreds of 
megawatts) and the comparatively low energy levels, from a converter point of view, 
conventional electrical supplies are not practical to apply.
An alternative to this is to use some energy storage stage, in the form of an 
inductor or capacitor, which can supply a sufficient power level. Alternative methods
-  inertial supplies or chemical supplies -  are generally not applicable to low-volume 
low-energy ETC loads and are not considered further. This storage stage can also be 
used as the pulse forming stage, using active switches to commutate quantities of 
energy from the passive source to the load at controlled times. The energy flow path 
thus goes through a number of conversion stages, as depicted in Fig. 1-1. The relative
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charge or discharge times and power and energy levels are also shown; the variables 
referred to are discussed later in the report.




P =  low P = medium P = high P = high
E = external E = medium E = low E = n/a
t = long tjj, = 200 -  700ms te,, = 200 - 700 ms tpH = 200 - 700 ms
td = 2-5 ms td < 0.5 ms
Fig. 1-1 Energy flow paths
This project uses batteries as the IS, a modular inductor as the storage element and 
semiconductor turn-off switches and diodes as the commutation elements. The base- 
topology is the XRAM topology, presented below.
Fig. 1-2 4-Stage XRAM topology suggested by Kanter et aL
The name XRAM is the inverse of MARX. In a MARX generator, storage elements 
(capacitors) are charged in parallel and discharged in series. This allows a form of 
voltage multiplication. The XRAM topology performs the inverse. The storage 
elements (inductors) are charged in series and discharged in parallel. Thus current 
multiplication is achieved. The load voltage is determined by the load itself and the 
pulse form is determined by the natural discharge o f the inductor into the load. An 
additional degree o f freedom is possible using a modular system as limited control of 
the pulse form can be achieved through sequential switching of the individual 
modules.
1.4 Challenges posed and the role of this project
Traditionally, pulse forming networks o f this order utilise capacitive storage with 
closing switches as the prime active switch. This technology is superior in most 
respects to its counterparts -  particularly as it does not thermally or electrically stress
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any o f its sub-components and because its energy is stored in a static electric field, 
theoretically resulting in zero losses during its storage stage.
The single disadvantage o f such systems that would warrant the use of an 
alternative technology is the limited energy density o f capacitors; that is, the storage 
(and importantly as well the transferred) energy divided by the full system volume is 
low. Capacitive systems are as a result generally bulky. Research progression in this 
field in recent years has not proven sufficient to match stringent volume requirements 
of these systems, and as a result alternative technologies need to be considered. This 
project forms part of this movement.
Inductive storage methods have been researched before in the form of the 
XRAM topology [4] [6], volume-optimised single-module systems [10] [12], 
transformer-based systems [13][14] and even multi-megajoule systems [29]. This 
project re-examines these past projects and uses Refs [10] and [12] as a starting point.
This research is extended in this project to include semiconductor switches as 
the prime switching elements, system modularity in a volume-optimised system (not 
performed before) and expands the volume model to both make it more general and 
enable it to include previously unmodelled effects, not possible using the model 
proposed in [10]. Furthermore, a modified form of the XRAM topology is proposed 
here. It requires less volume than its standard counterpart and reduces the complexity 
required for system control; this topology is sufficiently analysed. A number of 
considerations not possible to model in this research have been highlighted; these are 
discussed in the relevant sections and where possible estimations are made.
The major stumbling block -  recognised in these past research papers as well
-  is the thermal stability of the opening switches. This consideration is quantified.
A product is presently on the market that to an extent matches the system 
requirements [38]. This system uses a flywheel, superconducting storage and 
superconducting switches. Mention is made of this example where relevant, although 
it must be stressed that this project focuses on system research using contemporary 
technologies with an expected prototype to product time span of 4 years. Use of 
superconducting technologies or even inertial storage in ETC applications requires 




Factors such as energy content, transfer efficiencies, pulse shape and system volume 
all play a role and are highly dependent on source technology used and energy 
delivery specifications.
This project aims primarily at researching modular, inductive-storage, volume- 
optimised, pulse forming networks for ETC applications requiring energy typically 
below 1 MJ at voltage levels of 20 kV, current levels of 80 kA and discharge times of 
around 5 ms.
To achieve this aim, a topology is suggested in the form o f the modified 
XRAM topology, a variation of the standard XRAM topology original to this project. 
A complete electrical analysis is performed on the topology incorporating switch 
stability, discharge stage stability, relevant electrical losses, the effect o f parasitics 
and the effect of modularization. As system volume is an important issue, a complete 
volume analysis is performed and optimisation procedures are drawn up. This model 
incorporates the effects of pulse shaping, modularization, charge and discharge 
efficiencies and is general to any switch and battery technology and most standard 
inductor technologies.
A 2.5 kV, 1.2 kA prototype is constructed that validates the topology and 
volume optimisation procedure.
Lastly, a novel method of active pulse shaping is presented and discussed.
1.6 Structure of this report
This chapter has briefly presented all of the important considerations involved in the 
execution of this thesis. A short precis of the important concepts has also been given.
Chapter 2 is included mainly as a validation for the choice final topology and 
subsystem technology choices that were made. No loss of understanding of the work 
presented in this thesis will result if  the reader omits this chapter. It expands the 
introductory work presented in this chapter and cites relevant research projects o f the 
last decade throughout the world. In particular, that performed in references [10] and 
[12] by Soreq, Israel, is relevant as it is used as a starting point in this research 
project.
Chapter 3 presents the standard and modified XRAM topologies and discusses 
the relevant structural and operational differences. A full electrical analysis of the
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modified XRAM topology is performed, including analysis and stability concerns of 
the varied discharge states and switch transient considerations. Switch-related issues -  
thermal and voltage sharing concerns -  are presented and analysed. Lastly, system 
concerns such as control, measurement and fault-situation handling are discussed.
Chapter 4 presents the volume model of the circuit and discusses the relevant 
volume optimisation models. The model described in [12] is presented and briefly 
discussed. This model is then expanded to include some general topology concerns; 
this is referred to as the continuous model. The limitations o f this model are discussed 
and an alternative model is presented, described as the discrete model.
Chapter 5 discusses the important results o f the volume model. Generalised 
volume dependencies are discussed and it is proven that the system volume is 
independent o f the system modularity, assuming that modules are balanced (discussed 
in section 3.3). Lastly, a 500 kJ system suggestion is made using currently available 
technologies. The system has an overall volume of below 1 m3.
Chapter 6 presents the design, construction and testing of the prototype. The 
system is of low energy and some considerations applicable to a high-energy system 
are unfortunately not applicable here. This is discussed, the required model 
modifications are made and the general ramifications o f these modifications are 
discussed. It is assumed that generality is not lost. Relevant construction details are 
given as well as some relevant results. The full power level of 1.2 kA and 2.5 kV -  
effectively 3 MW -  is achieved.
Chapter 7 proposes a novel method of pulse forming applicable only to the use 
o f semiconductor switches in an inductive storage PFN. The method involves pulse 
width modulation (PWM) of the discharge pulse to actively match the required energy 
profile while using a reduced module count if  compared to the standard or modified 
XRAM topology. The general method is proposed, system stability concerns are dealt 
with, a rudimentary open loop fixed-frequency control algorithm is developed and 
promising results are documented. Reference [52] discusses an existing system that 
uses semiconductor switches (in this case IGCTs) to switch up to 50 kA. Thus the 
main associated concern with this method -  that of being able to switch kilo-amperes 
at high speeds -  is validated.
Chapter 8 closes the report with a brief summary and quantifies the 
contributions made by this research. In particular, the actual consideration of an 
inductive storage PFN for ETC applications is considered holistically and a number o f
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general considerations are made. Lastly, suggestions are made concerning further 
research on this matter.
Appendices A to G concern issues either not directly related to the ETC load 
but that require clarification or phenomenon-specific considerations that also require 










Millisecond PFNs are specialised electrical sources. A great deal of energy (in the MJ 
range) needs to be transferred to the load in a short time duration (in the millisecond 
range). A great deal of work has been performed over the last decade in an attempt to 
address the challenges posed by such systems. There appears to be some contention 
about which technologies are best suited. It is generally accepted that EMLs 
(Electromagnetic Launchers) are a far to midterm possibility. As a result, ETC 
(Electro-thermal Chemical) systems are receiving a great deal of focus. This chapter 
examines all the applicable systems and performs a background study on past research 
performed on ETC gun supplies.
Section 2.2 distinguishes between millisecond and microsecond pulses and the 
challenges these systems pose. Section 2.3 discusses the difference in energy 
requirements o f the electric gun types and stipulates the place of this project. Section
2.5 gives a brief overview of the applicable sub-system technologies. Sections 2.6 
through 2.12 track research and development projects world wide and discusses the 
relevance of this project in relation to these.
All the information used in this project is obtained either from the contractor 
or from public domain publications. Section 2.13 reviews applicable switch 
technologies.
2.2 Millisecond and Microsecond PFNs
Pulse Forming Networks, or PFNs, encompass a variety o f electrical circuits. Some 
applications require low energies (less than 500 J) delivered in the nanosecond to 
microsecond range at often kHz frequencies while the other extreme requires high 
energies (10s o f MJs) in the millisecond range and frequencies o f less than 1/10* Hz.
The applicable circuits to either are understandably varied.
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For the fxs PFNs, switching losses, high voltages, pulse compression control, 
energy transfer mechanisms, strict dv/dt ratings, EMI and voltage isolation are 
important.
For ms pulses, conduction losses and thermal management, mechanical 
strengths, energy storage concerns and system and operator safety are the greatest 
challenges.
This project focuses specifically on ms pulses.
2.3 Energy Envelopes and Applicable Technologies
Energy requirements o f electric guns fall into three distinct groups. McNab [1] 
quantifies these as shown in Table 2-1.











ETC (I) 0.3-0.5 12-18 1-2 10-30 50
ETC 3-5 12-18 3-4 30-50 5
EML 30-40 ; 5-7 4-6 3000-4000 0.5
Pure ET 60-90 ' 22-80 3-4 50-100 0.2
Three envelopes are apparent. The first encompasses energies below 1 MJ, the 
second energies between 1 and 10 MJ, and the third for energies over 10 MJ. For each 
envelope, different PFN technologies are applicable. This project caters for the design 
o f a prototype ETC gun. Correspondence with the contractor in January 2000 
established this project’s specifications as depicted in Table 2-2.
Table 2-2 Contractor ETC specification
Electric Gun Concept Energy (MJ) Voltage (kV) Pulse Length (ms) Current (kA)
ETC (I) 0.7 20 kV 5 80
2.4 Pulse shape requirements for an ETC load
Matching between the load and the supply is a factor requiring specific attention. This 
requires modelling o f the load during the whole discharge transient. Kanter et al. [4] 
considers
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to suffice where kioad is a parameter lumping the effects o f the capillary geometry, Rcap 
is the non-linear capillary resistance and icap is the capillary current.
The natural discharge of an inductor (single module) into a capillary load can 
be calculated and is given in [4] as
where IP is the inductors peak current just before discharge, Rp is the capillary 
resistance at peak current, 1st is the inductor value and aErc is the value -6/11. For a 
capacitive discharge profile, the same process generates the equation
where Cst is the storage capacitor value. Graphically, the discharge profiles are shown 
in Fig. 2-1.
Fig. 2-1 Discharge profile for capacitive and inductive sources from [4]
From inspection of Fig. 2-1, it is observed that the discharge for the inductive 
storage appears almost linear, and the current reaches zero after a finite time. As a 
result, theoretically all the stored energy is utilized. Thus the inductive source appears 
more efficient than the capacitive source, and allows for a more favourable discharge 
profile.
However, research performed by Guyott [5] in conjunction with DERA in 
1995 indicated that the optimum discharge profile was close to a half sine wave, as
2-2
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indicated in Fig. 2-2. It is shown in this project that even this energy transfer form can 
be generated using a 4-module XRAM topology (section 6.7.4).
However, it seems that these factors are highly dependent on the quantity of 
energy utilised and the ETC capillary. Private correspondence with the contractor in 
January 2000 indicated that pulse forming was indeed required; a single module 
inductive element would not be sufficient.
Fig. 2-2 Optimised Discharge for ETC load from [5]
2.5 Sub-system technology overview
This section provides a brief description of the applicable technologies. Sections 2.6 
through 2.12 provide further detailed descriptions. This section is mostly based on 
research performed by McNab [2] and Gully [3] from the University of Texas, Austin. 
Where lacking, supplementary reference material is used but is not referred to here; 
complete referencing is done later in the chapter.
2.5.1 Capacitor based systems
The advantages o f capacitor-based systems over the alternatives are numerous. The 
system has no inertial components, the capacitors can remain primed for an 
appreciable length o f time (dependent on the specific technology) and the 
commutation of energy into the load is performed using closing switches. The closing 
switches only conduct current during the discharge phase. The primary disadvantage 
o f capacitor-based systems is the limited energy density o f the capacitors themselves.
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If this were not a limiting factor, capacitor based systems would be superior to 
all its non-inertial counterparts. A recent publication claims a pulse-applications 
capacitor with energy density of 2 MJ/m3 has been developed [48].
At the present state o f the art o f available capacitor technologies, however, 
alternative technologies need to be considered.
2.5.2 Inertial Systems
The focus on inertial storage systems has been specifically for high energies as suits 
the EM launcher requirements. For systems with an energy requirement below 1 MJ 
the advantage of inertial systems over alternatives is reduced. Of the inertial systems, 
the Homopolar Generator and the compulsator are possibilities.
This project is specifically focused on non-inertial supplies, however, and as a 
result no in-depth comparative studies concerning inertial-only systems have been 
performed. Flywheels are another option; however, they are considered as 
intermediate storage technologies as standard flywheel systems are not compatible to 
pulse applications if  used directly.
2.5.3 Superconductor/Hyperconductor systems
The advantage of super-conductor based inductive storage systems is that energy can 
be stored in the inductor with no thermal loss. As a result no pre-shot priming is 
required. Also, importantly, the use o f superconductor switches avoids the conduction 
and resulting thermal problems experienced using other switches. Refs [37] and [38] 
describe a system comprised of a flywheel intermediate storage (IS) and 
superconductor inductor with superconductor switches.
Hyperconductors are not true superconductors but have the advantage of not 
having the related material-properties problems. However, both the infancy of the 
superconductor field and the required peripheral hardware (even with high 
temperature superconductors) makes the application of superconductor-based 
systems, at least in the immediate future, not a feasible option.
2.5.4 Chemical based systems
Chemical systems include battery based and fuel cell based systems. Although 
chemical units have very high energy densities and can deliver high currents, the low 
power density (effectively the units low operating voltage) makes it difficult to apply
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chemical based technologies to pulse power applications. However, the battery can 
and does form an integral part of hybrid systems as the IS.
2.5.5 Other
The Magneto-hydrodynamic generator (MHD) received a great deal of attention in the 
1970’s and early 80’s. However, research into high-energy systems has not 
progressed far and the system is not generally considered as viable. Flux compressors 
have the disadvantage of also requiring chemical fuels or some mechanical actuation 
and as a result are also not considered here.
2.5.6 Inductor based systems
Inductive storage methods are superior to other non-inertial systems because of the 
storage element’s comparatively high energy and power density. Capacitor based 
systems are actually composed of the capacitor as intermediate energy storage and 
then an inductor to shape the pulse. This inductor is capable of storing the full energy 
and is only a fraction o f the volume of the full system.
The problems associated with inductor-only storage methods are numerous, 
however. Inductor storage methods can be put in two classes: the direct drive systems 
(inductor based) and transformer based systems.
The two technologies require different design considerations (such as load 
impedance matching) but the switch and IS requirements for both are the same, 
independent o f power or energy levels or module number. However, non-unity 
coupling o f the charge coil and the discharge coil in transformer based systems results 
in stored energy that is retained at the primary during commutation which must be 
absorbed by the switches themselves. As solid-state switches are particularly 
susceptible to this type o f problem, direct drive systems are considered superior. Also, 
inter-module coupling in a coupled modular transformer based system results in 
restrictive discharge allowances not observed with inductor only based supplies.
2.5.7 Direct Drive inductor based systems
Direct drive inductor based systems (from now on referred to as inductor based 
systems) can be classed as either coupled or uncoupled systems. As pulse forming in 
generally required, a modular storage system is used. Coupled systems allow for 
higher energy storage and result in increased energy density. However, the topologies
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of the two systems are the same (less the coupling relationships) and research in one 
is directly transferable to the other.
The XRAM topology is the most electrically compact system and is the 
chosen topology for this research. Fig. 2-3 shows an applicable XRAM topology.
2.5.8 Hybrid Systems
Strictly speaking, all the systems are hybrid systems as they generally require four- 
stage energy conversion from the prime power source to the intermediate source to 
the storage element and then to the load. The nature o f each storage element 
determines its compatibility with other storage systems.
For capacitor based systems, the prime power charges the capacitors which act 
as the IS. The capacitors can either discharge directly into the load or more often into 
an inductor, which acts as the pulse former.
Ref. [37] describes a system where a prime power source charges a flywheel 
(the IS). The flywheel then charges a coupled 6-module super-conductive storage 
element that performs the energy transfer to the load and shapes the pulse.
The system applied in this project utilises a battery IS and a coupled 4-module 
inductive storage element.
2.5.9 Storage technology comparison
There is lack o f agreement between references. Reference [3] considers a standard 
1:10:100 energy storage density for capacitive : inductive : inertial. Table 2-3 shows 
that inductive storage has a higher density than inertial storage. This is because the 
magnetic field density (B) of 40T in a slow charge system is highly unlikely; the 
inductor itself would experience thermal problems. Inertial storage mechanisms are 
not considered further in this report.
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Table 2-3 Energy storage mechanisms and technology comparisons [1]
Device Method Equation Assumption Typical 
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Capacitor based systems allow an inductor to be charged by the capacitors; the 
inductor then freewheels through passive switches (diodes) into the load when the 
capacitor’s current attempts to change direction (effectively a simple resonant circuit).
With inductor-only based switches, batteries replace the capacitors. The 
batteries have a lower voltage and thus the system requires longer priming times. 
Furthermore, the batteries' voltage does not fall to zero and no current reversal takes 
place; as a result the inductor’s current needs to be 'force commutated' into the load. 
This is performed using opening switches. A number o f difficulties are involved.
The applicable opening-switch technologies are classed as non-solid-state and 
solid-state.
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2.5.11 Non Solid-state Turn-off Switches
This covers magnetic switches, mechanical switches (such as contactors or breakers), 
explosive switches and plasma erosion switches (or POS or PEOS switches). Ref. [53] 
documents research conducted under this project and discusses a number of these 
methods.
The advantage of non solid-state switches is that they allow high current 
conduction and are in general very robust. The disadvantage o f these switches is their 
peripheral complexity (in some cases), their size and their slow and sometimes 
unpredictable switching behaviour.
Hybrid switches using a mix of non-solid-state switches and solid-state 
switches is an option that has found application in a number o f instances. Effectively, 
the non solid-state switch conducts the charging current and passes the current into 
the solid-state switches just before commutation. This has the advantage of not 
allowing the thermal conduction stage problems solid-state switches would 
experience to occur (a serious problem) and reduces the commutation problems non­
solid-state switches experience.
However, a large volume advantage should be gained if the non solid-state 
switching stage is omitted.
2.5.12 Solid-state Turn-off Switches
Gate turn-off thyristors (GTOs), MOSFET-commutated thyristors (MCTs), Gate 
commutated thyristors (GCTs), MOSFETs, Insulated Gate Bipolar Transistors 
(IGBTs) and force commutated thyristors are all options.
Traditionally, GTOs have been used in high current applications due to their 
high power ratings. However, GTOs require extensive gating circuitry (at least 20% 
device rated current for the driver) and are thus progressively being replaced by 
alternative switches.
MCTs have fallen out of production.
Research on the application o f IGBTs to PFNs should be transferable to GCTs 
if  the devices prove superior in the long run. Ref. [52] discusses the construction o f a 
very-high current turn-off switch using a matrix o f GCTs.
MOSFETS are extremely fast devices but are limited to low-voltage 
applications.
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IGBTs are currently the chosen devices for most power electronics 
applications due to the high power ratings of the devices, fast switching speeds and 
very simple voltage-based gating circuitry. The devices do not have the same power 
ratings as GTOs but the extensive international research on these devices allows for a 
rapid rate o f development. At the time of device selection for this project, 3.3 kV 
devices were the best available. A year later, 6.5 kV devices are available. The 
devices are still rated at comparatively low currents, however, and this continues to be 
a problem.
The forced commutation o f thyristors is also an option, but the peripheral 
hardware requirements render the method inapplicable. With an eye on future 
improvements to the IGBT range, it is considered best to research the application of 
these devices to millisecond pulse power applications.
An added advantage of solid-state switches over the alternatives is the 
extremely fast switching times; commutation can occur in under 1 ps. This means that 
the switching losses are almost negligible (for ms pulse applications, conduction 
losses are a distinct problem for the switch itself). As a result, a great deal more 
freedom is allowed during the pulse forming, as it may be viable to apply some type 
o f pulse width modulation to the energy pulse at no extra system cost.
The difficulties involved in applying solid-state switches are numerous, 
however, as the switches are sensitive to thermal stresses and over-voltages. These 
factors are discussed in section 3.10.
Alternative solid-state switch materials have been receiving a great deal of 
attention. In particular, silicon carbide. SiC is a very hard material and as a result has 
a higher thermal conduction and can conduct a much higher current due to possibly 
improved thermal management within the device. Predictions of SiC IGBTs with 15 
times better current carrying capabilities have been made [57]. Manufacturers such as 
ABB appear interested in SiC [58].
2.6 Soreq, Israel, and Direct Drive Inductive Storage Systems
2.6.1 Introduction
Research and development on direct drive inductive storage methods for ETC 
applications has been led by the Soreq Nuclear Research Centre in Israel. McNab and
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Gully consider the challenges posed by inductive storage methods as too severe. This 
is reflected in the work performed in the respective areas (discussed later).
The main personalities in the Soreq team are M. Kanter, Z Kaplan, R. Cemy, 
A. Pokryvailo, N. Shaked and D. Melnik. The work by this group shall be referred to 
as Kanter et al. Since 1989 the group has documented their progress through a 
number of international publications in the IEEE Magnetics transactions and other 
conference proceedings. References [4],[6],[7],[8],[9],[10],[11] and [12] trace the 
development o f an inductive storage PFN from its 10 A XRAM beginnings in 1989 
[6] till a prototype with energy storage o f 0.5 MJ and volume of less than 700 / in 
1997 [12]. The work covers most o f the important issues concerned with inductive 
storage. However, pulse forming and modularity are not considered in the final 
system.
2.6.2 Year 1989 [6]
In 1989 Kanter et al. suggested utilisation of the XRAM topology as shown in Fig. 
2-3. Kanter et al. constructed two circuits. The first was a 10 A MOSFET based 
system used to examine the operation of the system. The second was a 3-module GTO 
based system (with coupled storage elements). The second circuit was charged up to 
500A priming current. Programmed discharge o f the elements to ensure desired power 
discharge profiles was analytically demonstrated for an uncoupled n-module system. 
This is not repeated in this project. The focus o f the 1989 paper is specifically on the 
matching of the source to the load.
Fig. 2-3 4-Stage XRAM topology suggested by Kanter et a l
It appears that problems associated with this topology were not as yet an issue. 
A vacuum interrupter and GTO hybrid switch was suggested but not implemented.
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2.6.3 Year 1992 [7]
The work of 1989 was continued and a 10 kA load current GTO based 4-module 
system was constructed. In specific, a capacitive IS was implemented with a charge 
voltage of 1800 V. Some switch overdriving is also performed. The focus o f the paper 
is on the electrical operation of the GTO, the energy stored vs. transferred ratio 
(although not in depth) and current balancing between modules. No specific volume 
optimisation was performed. It appears that even at this stage a number o f the primary 
problems had not been recognised (conduction losses and IS requirements). All of 
these considerations are revisited in the description of this project’s functioning.
2.6.4 Year 1995 [10]
Kanter et al. examines a number of relevant considerations. In particular, a battery 
(IS) inductor optimisation, discharge efficiencies of the inductor, switch losses and 
fringing field problems are considered. The first two are revisited in later publications 
and are not discussed here. However, the optimisation considerations focused 
primarily on the relationship o f the battery power density (effectively its W per litre 
ratio) to the allowable mechanical stress o f the inductor in question; this aspect is not 
discussed further in this paper as it is discovered that the volume minimum is found 
appreciably below the failure level of the inductor.
The switch loss parameters are drawn up and it is calculated that for a 
tolerable loss of 10% of the stored energy in the switch itself, the switch can close in 
anything up to 500 |0.s.
In order to deal with the problem of fringing fields, Kanter et al. suggests a 
toroidal-like structure composed of cylindrical coils placed head to tail in a circular 
pattern. It is observed that 4 such modules provide for sufficient fringing field 
reduction (a further increase in number does little to help). It is stated though at 
an energy level of several hundreds of kJ, a preference should be given to a (single) 
Brooks coil. In experiments (using a Brooks coil) we never encountered EMI that 
could not be coped with by conventional methods”.
2.6.5 Year 1996 [8][9]
In [8] Kanter et al. implemented a Hybrid switch as documented in Table 2-4 in an 
attempt to meet the rigid requirements posed by a long conduction time for a high 
current.
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Table 2-4 Hybrid switch statistics
Conduction Time 0.2-0.4s
Peak Breaking current Several tens of kA
Hold-off Voltage Several kV (up to 3 kV)
Opening Time < 500 |as
Kanter et al. utilises a hybrid switch composed of a vacuum switch (VS), a 
thyristor (SCR) and a high voltage fuse (HVF) as shown in Fig. 2-4. The VS acts as 
both the main turn on and turn off switch with the SCR / HVF arm as a commutation 
assist. The VS closes and charges the storage inductor. Charge times from 35ms to 
250ms were considered. When sufficiently charged, the VS attempts to commutate. 
When the VS voltage reaches a pre-defined value (typically 10 V), the SCR is 
initialised and the HVF arm conducts. The HVF assumes the VS current for a 
duration long enough for re-establishment of the dielectric strength in the VS. This is 
typically 2-3 ms but 0.5 ms was attempted and proved successful.
The research was focused mainly on the HVF and a number o f different 
structural parameters were experimented with. The fuse is naturally destroyed after 
each firing.
The advantage o f using the VS / SCR / HVF combination is the switch’s high 
current capability. The switch was rated for up to 80 kA. Switch volume is not 
documented.
In [9] Kanter et al. examined the discharge efficiency o f cylindrical storage 
coils. In particular, the Brooks coil (single layer, Brooks dimensions) in a jellyroll coil 
(JRC) and pancake coil (PCC) configuration were examined. The argument deals with 
the observation that the discharge efficiency, defined as the ratio o f the energy
+
is Lo ad
Fig. 2-4 Kanter et a l  hybrid switch [8]
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transferred to load to the energy stored in the coil, is a great deal lower than can be 
described by either DC losses or skin effect losses. This is attributed to the relaxation 
o f a magnetic field into a conductor and the rate at which this relaxed field can reach 
zero. The relevant time constants are considered (discharged energy to energy 
retained in the coil) and the dependence of the transferred energy on winding 
configuration is considered qualitatively and for two cases transfer efficiency is 
quantitatively determined. A finite element (FEM) package was utilised. Some in 
depth analysis was performed that does not have direct relevance on this project but it 
is mentioned here for the sake o f completeness.
The FEM tests performed were on single layer coils using plate conductors. 
As a result the field and current distribution throughout the conductor can vary 
considerably depending on the spatial arrangement of these conductors, the exciting 
current and the resulting H-field. The analyses performed are thus highly dependent 
on these factors and a generalisation is not applicable.
Fig. 2-5 Kanter et a l  energy storage comparisions [9]
As observed in Fig. 2-5 Eso is total energy stored in the inductor, i is the 
charge and discharge currents, Esa is the energy stored outside o f the conductors in the 
air, Esm is the energy stored as a magnetic field inside the conductors and Es is the 
transferred energy. As can be observed, the full energy stored is not totally 
transferred. Part o f the energy is effectively stored within the conductor. This is 
because inside the conductor there are circulating currents that result in a net zero 
current but still store energy.
The relevant time constants are clearly observed; the energy stored in the 
conductor-part o f the inductor is dissipated within the conductor and thus results in a 
slow dissipation rate and duration while the energy stored in the air is dissipated in the 
load at a faster rate. Thus there are considerable losses within the inductor itself.
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Assuming that the energy is stored in a DC H-field, full penetration o f the H- 
field has occurred (full relaxation), and element superposition (as described in 4.2.5) 
is valid. During the discharge cycle, it can be assumed that the self or externally 
excited field within the conductor does not contribute to the transferred energy and is 
fully dissipated in the conductor itself. Firstly, it becomes clear that a distinct 
difference exists between short charge and long charge coils and secondly a worst 
case transfer efficiency for particular spatial configurations and charge times using 
this assumption can be calculated.
2.6.6 Year 1997 [11][12]
These two publications describe the construction o f the same system from different 
perspectives. The system is rated at 5 MW, 300-400 kJ, 50 kA and 10 kV. The first 
paper focuses on the construction of the IS. In particular, the following points are 
considered:
1. The charge cycle is characterised by power-matching between the inductor ESR 
and battery/buswork ESR.
2. The battery ESR and buswork parasitics are considered and issues such as 
balancing between parallel strings are considered. Mechanical issues as concerns 
the battery bank are also dealt with.
3. A Siemens vacuum circuit breaker is utilised as the closing switch.
4. For low current experiments, a GTO-based switch with ratings o f 4 kA, 4 kV was 
used. For the high current experiments, an explosive breaker rated at 100 kA, 10 
kV, 0.1 ms was used.
5. A number of ETC-load experiments were conducted, showing that a single 
module inductive storage element provided sufficient performance.
6. Full system optimisation as concerns IS and Inductor optimisation was considered 
from an energy storage perspective. Preliminary tables were drawn up weighing 
shot repetition rate, battery energy storage content and system volume concerns. 
This consideration is not approached in this project other than to consider transfer 
efficiencies.
Ref. [12] is a continuation o f the former reference and is the primary reference 
material for this project. Most o f the difficulties discovered in this project are 
considered here. Table 2-5 documents their system statistics.
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Table 2-5 Kanter etaL system statistics
Parameter Value
Conduction time 0.4 s
Peak (breaking) current 60 kA
Hold-off voltage 6 kV
Opening time < 500 |0.s
Pulse repetition rate 6 - 1 0  ppm
2.6.7 Summary
The following points are of interest:
1. A detailed volume optimisation procedure for battery based inductive storage 
pulse forming networks is discussed. In particular, factors taken into account are 
the mechanical strength o f the inductor, system charge time, transfer efficiency, 
switch losses and stored energy.
2. Switch loss parameters (as per [10]) were incorporated into the design. A turn off 
time o f less than 500 (is is considered sufficient to ensure not more than 10% loss 
in the switch itself.
3. The coil discharge efficiency is incorporated into the optimisation (as per R ef 
[9])-
4. Matching to the ETC load is again considered and a single module system is 
considered sufficient.
5. The opening switch is that discussed in Ref. [8]. As a summary, Kanter et al. 
considers “our preliminary design showed that for an 0.5 MJ tank based OS 
employing commercially available components will occupy 0.2 -  0.3 m3”. No 
reference to the makeup of this switch is made.
6. System extras such as current protection, over-voltage protection, buses, auxiliary 
contacts and the battery charge (or prime power) are all considered.
No further publications from Soreq were found. Although this paper specifically is
the primary reference used in this project, the following points not addressed, or
insufficiently addressed, can be listed.
1. Over-voltage protection as concerns the OS is not considered sufficient. Stray 
inductances are considered in the battery bank design in Ref. [11] but not taking
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the switching transient fully into consideration. The utilisation of MOVs for over­
voltage protection is also re-approached.
2. System modularity. Kanter et al. consider a single 0.5 MJ element to be sufficient. 
Other references, and in particular correspondence with DERA, consider 
otherwise.
3. The OS detail provided is not sufficient. The experimental data provided in the 
paper is not from a volume-optimised system. The predicted 0.3 m3 60 kA switch 
is not utilised. It has become clear through the course of this project that the 
volume optimisation is most dependent on the volume of this switch. This factor 
should be more explicitly quantified.
2.7 Dayton, Ohio, USA, and MAPPS technology
2.7.1 Introduction
Transformer based inductive storage supplies have not found much application in 
ETC installations. The advantages o f transformer based supplies are that, firstly, load- 
source matching can be easily performed and secondly the primary, or charge, coil 
can be of a large inductance and a low current, reducing the current demands of the 
prime power source and reducing thermal loss in the charge coil itself.
D.E. Johnson and N.D. Clements o f the IAP Research centre in Dayton, Ohio, 
USA, researched the application o f a hyperconducting transformer based PFN for 
ETC applications. The first recorded reference (not used here) to this research was in 
1985. Further research was documented in the IEEE transaction for Magnetics 
(mostly) in the years 1989 to 1991. No reference to the continuation of the research 
was found. In particular, five references are used, [13], [14], [15], [16] and [17]. The 
transformer used was rated at 1 kA primary, 100 kA secondary. The MegAmpere 
Pulsed Power Supply (MAPPS) technology is described and preliminary results are 
documented. O f importance is the motivation provided, included below.
“ ... one application alone makes the [MAPPS] technology worth developing: 
low temperature cryogenics.”
2.7.2 Year 1989 [13]
The MegAmpere Pulsed Power Supply (MAPPS) technology is introduced in this 
paper and preliminary results are documented. The MAPPS technology is based on
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hyperconducting aluminium, which is super-pure aluminium (purity levels were not 
documented) cooled to liquid nitrogen temperatures, or 77K.
The advantages of this system are that the prime power need not deliver a high 
current (for the transformer side) and that thermal losses within the charge coil are 
minimal (due to the cryogenics). IAP claims that superconducting inductors 
applicable to EM and ETC applications would be unable to store the currents 
required, mainly due to current density saturation, H-field quenching of the device 
and thermal contamination of the connecting leads.
Section [38], documenting research conducted elsewhere, discusses later 
technologies that apparently overcome these problems.
IAP considers the low current primary transformer based supply as a solution 
to these problems. Fig. 2-7 shows a photograph of the installation.
Fig. 2-7 and Fig. 2-8 show a schematic and a photo of the same system. In Fig. 
2-8, (A) in is the GTO, (B) is the Vacuum Interrupter (VI), (C) is the diode stack and 
(D) is the bleed resistor. The switch was rated at 1 kA The system was rated at storing 
20 kJ and delivering 100 kA. Due to switch failure, a level o f 460 A (primary side) 
was the maximum achieved in this series of experiments. The IS required for a 
transformer based supply needs to be of a high voltage; the power levels required (V 
times I) are the same as the direct drive system for a set energy storage. The GTO was 
used to extinguish the plasma column that develops when the VI, pneumatically 
controlled, is pulled apart approximately 6 mm. The function of the MOV (metal 
oxide varistor) is to ensure that the reflected voltage is placed across the VI and not 
the GTO. It is clear in the publication that the designers were not experienced in the 
use o f the GTOs; the resulting failure o f the device at less than half rating is possibly 
indicative o f this.
Fig. 2-6 MAPPS system photo [13]





Fig. 2-7 IAP MAPPS hybrid switch [13]
Fig. 2-8 MAPPS switch photo [13]
2.7.3 Year 1990 [14]
This paper focuses on the design o f 5 MJ 1 MA MAPPS system based on research 
conducted with the 100 kA model in [13]; no record of the system’s actual 
construction was found. The proposed circuit is intended for EML requirements. The 
device is reportedly cooled to liquid hydrogen temperatures and requires a primary 
current of 10 to 50 kA; the opening switch needs to conduct this current continuously. 
The paper focussed on the coupling co-efficient, length to turns ratio and maximum 
internal strain of the device. A sizing model -  aimed to minimise inductor mass and 
volume -  was drawn up.
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The research conducted here takes no account o f the peripheral requirements that 
would be understandably extreme. The opening switch, refrigeration and IS 
requirements are not mentioned. No mention is made on the reflected voltage on the 
primary. Coupling losses -  that need to be absorbed by the switch -  were mentioned 
in the last report but not in this report. Ref. [17] considers the switch requirements 
further.
Table 2-6 5 MJ MAPPS statistics
Parameter Value
Transformer Mass 325 kg
Radius 0.1 m
Length 0.2 m
# turns primary 56.7
# turns secondary 2.8
Stored energy 5 MJ
Peak Sec. Current 1 MA
Peak secondary voltage 2 kV
Winding density 0.95
Coupling co-efficient 0.99
The system o f Table 2-6 was not constructed (at least there is no reference to the 
construction of the final system).
2.7.4 Year 1991 [15][16][17]
Three publications dealing with the relevant system aspects of the 5 MJ, 1 MA system 
were published. The main focus is placed on the turn-off switch and system mass 
minimisation; turn-off switch volume is related to the coupling o f the primary and 
secondary as displayed in Fig. 2-9. Three opening switch configurations were 
considered. In the two hybrid switches, the VI is to provide for voltage hold-off, the 
GTO is to ensure commutation of the switch, the MOV is to ensure that the reflected 
voltage from the load (that is, load voltage times winding ratio = 40kV!) falls across 
the VI and not the GTO and the capacitors are to perform both over-voltage snubbing 
and absorption o f the coupling losses. The GTO only switch suggested has a volume 
equivalent to that o f the Hybrid switch.
PFN Background Studies 2.7 29
Stellenbosch University http://scholar.sun.ac.za/
Coupling co-efficient
Fig. 2-9 Switch volume comparisons for coupling co-efficients of MAPPS [15]
Switch volume dominates the full system volume for a coupling o f less than 0.999. As 
the coupling is reduced, more energy needs to be absorbed by the switch. This is 
performed by the snubber capacitors (the snubber voltage must not exceed the VI 
breakdown o f just over 40 kV). These capacitors, for both the GTO-only and Hybrid 
system constitute about 75 % o f the full switch rating.
It is observed that at a high (yet reasonable) coupling, the capacitor volume 
flattens out. The transformer volume (for couplings o f less than 0.99) remains 
relatively constant at about 400 kg. The number N is the turns ratio. Energy storage 
values and IS specifications are not supplied in the references. It is observed that the 
switch volume completely dominates the system volume.
2.7.5 Summary
The advantages o f using transformer-based supplies are listed below.
PFN Background Studies 2.7 30
Stellenbosch University http://scholar.sun.ac.za/
1. If the IS is incapable of delivering sufficient current, some type o f magnification 
needs to be implemented. This can be done using a modular direct drive approach 
(such as the XRAM topology) or a transformer stage.
2. The Primary effectively only establishes a H-field (stored energy) in the flux 
linkage paths o f the load (secondary) coil. As a result, a great deal of versatility is 
available to the designer, as only the secondary needs to match the load; the 
primary side can easily be tailored to match the front-end source.
The advantages of using hyperconductor-based storage are:
1. Over superconductor storage -  although hyperconductors do exhibit losses, the 
structural strength of hyperconductors over superconductors far outweigh the 
disadvantage o f a small thermal loss.
2. The current can be stored for a great deal o f time.
The disadvantages of the transformer technology are:
1. Coupling losses need to be absorbed by the switch.
2. The primary (charge coil) side voltage is extremely high when compared to the 
direct drive alternative. For ETC applications where the load side experiences a 20 
kV rise, the primary needs to hold off the reflected voltage o f n times 20 kV. To 
reduce the reflected voltage, the winding ratio can be reduced but this also reduces 
the coupling coefficients and volume and mass advantages. Although the switch 
power requirements of a transformer based and direct drive system are the same 
(independent o f module number and excluding additional non-unity coupling 
concerns), it is considered better to keep the voltages as low as possible to reduce 
isolation problems.
3. Modularity for transformer-based systems requires either uncoupled modular 
systems (which results in reduced system energy density) or else dummy-load 
assisted discharge o f coupled primaries needs to be implemented; neither option is 
considered superior to direct drive systems.
4. IAP claims that “If current is available from the generator at the required load 
current, energy storage is accomplished much more simply in a simple inductor” . 
The use o f a modular direct drive system in the XRAM topology is also effective 
in allowing for current multiplication.
PFN Background Studies 2.7 31
Stellenbosch University http://scholar.sun.ac.za/
The use of a transformer in a high-energy inductive storage system should be 
avoided if possible. Where installations already exist that can only cater for systems 
where some impedance matching is required then the transformer is the best. If an IS 
is available that can deliver the required current levels, the direct drive system is the 
better.
Where volume optimisation is required, it appears that with coupling requirements 
aside, the direct drive system and the transformer based system are very similar.
However, factors such as coupling losses, possible peripheral requirements, 
modularity problems (best implemented with a direct drive topology) and circuit 
simplicity result in the direct drive system being the preferred technology.
2.8 The University of Texas at Austin
2.8.1 Introduction
A variety of research has been performed at this institution. Documentation is 
recorded from 1991 to 1997.
The lead figures are I. McNab (who appears jointly affiliated to the University 
and Maxwell laboratories), J.H. Gully, R.C. Zowarka and W.F. Weldon. The research 
covers holistic ETC system technology discussions [2][3], Homopolar generator and 
explosively operated turn-off switch technology [17] and alternative inductor design 
considerations [18]
2.8.2 Year 1991 [3] [18]
In 1991 Gully performed an overview research into the various applicable 
technologies to electric guns. The focus was on all types of electric guns and all types 
o f storage systems, including capacitive, inductive, inertial and chemical systems. No 
particular recommendations were made.
Research into an explosively operated turn-off switch for an HPG supply at 
the Balcones installation is performed (no reference to this installation could be 
found). Operation o f this supply is similar to the multi-module XRAM topology 
suggested by Kanter et al. but utilises HPGs in place o f a battery IS. The installation 
is rated at 60 MJ, 6 units, each a 10 MJ homopolar generator and requires a robust 
opening switch. The switch is destroyed at each commutation.
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Specific research into the development of a high energy, toroidal like multi­
element inductor was performed. The inductor is applicable to a HPG or Battery IS 
based systems. Again, system is rated at very high energies applicable to EMLs and is 
not directly applicable to ETC systems although the toroidal design approach is worth 
considering. It is a more formal approach to that proposed by Kanter et al. and 
reduces fringing field effects considerably. However, the units are not Brooks-shapes 
and as a result the focus is not on volume optimisation.
2.8.3 Year 1997 [1]
This is the main reference considered in this report as concerns a holistic system 
design approach. At this stage the relevant technologies are more mature and the 
Homopolar generator appears to have fallen out of favour.
2.8.4 Summary
It appears that the University of Texas is closely affiliated to the military installations 
under the ARL and US Air Airforce as some o f their work appears referenced to in 
publications from these institutions. McNab and Gully in specific provide for 
quantitative technology comparisons that are useful in a holistic system design.
2.9 US Army Research Laboratory, Aberbeen proving ground, 
MD and Fort Monmouth, NJ, USA
2.9.1 Introduction
Two main centres under the ARL were/are active in electric gun research. The first at 
Aberdeen Proving Ground, MD, seems to be focussed mainly on capacitive storage, 
multi-module ETC (or SPETC as referred to here) LC shaping circuits. It appears that 
no volume optimisation was attempted but attention was placed on source to load 
matching.
The main personalities at this institution are G.L. Katulka, M. Del Guerco, 
K J. White, H.S. Burden and A. Zielinski. Refs [20][21][22][23][24] refer to this 
institutions work from the year 1991 to 1995.
The second group is in Fort Monmouth, NJ, and seems to focus mainly on 
solid-state switches (some initial research in 1989 into turn-off switches but focussing 
only on thyristors later) and then later on the integration o f an ETC system on a
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vehicle. The main personalities here are T. Podlesak, H. Singh and J. Carter. Papers 
[25][26][27][28] refer to this groups work.
2.9.2 Katulka et a/.Year 1991 [20]






Fig. 2-10 Katulka et al. PFN [20]
Fig. 2-10 is a basic ladder network that depends on the values of the L and C 
parameters to determine the pulse form. Load matching is required which means that 
an accurate model of the load is required.
2.9.3 Katulka eta/.Year 1992 [21]
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Fig. 2-11 Katulka eta l. modified PFN [21]
This reference documents the circuit o f Fig. 2-11 and is a technical report from 
the US army laboratory command. The topology has the advantage o f allowing a great 
deal more control over the pulse shape. The constructed system is a simple 22 kJ 
energy system delivering a pulse o f less than 1 ms, assumedly as an ETC ignition
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pulse (this is not explicitly verified). An alternative to the above circuit was attempted 
when diode failure resulted. The switches (ignitrons in this installation) were moved 
to past the inductor and the diodes were in parallel with the storage capacitor. 
Currents of over 15 kA were achieved.
2.9.4 Katulka et al.Year 1994 [22]
Katulka et al. upgrades the circuit of Ref. [20], An 8-module transmission line pulse 
forming network capable of delivering 300-400 kJ is constructed. The focus of the 
reference is particularly on the characteristics o f the capillary itself. Research of this 
topology seems to have been taken over by M. Del Guercio at this juncture.
2.9.5 Katulka et al. Year 1995 [23][24]
Power diode failure continued to be a problem and Katulka et al. researched the 
reasons and provided potential solutions. Katulka focuses on the active pulse shaping 
of the topology of Ref. [21]. Experiments with a 100 kJ PFN were performed.
2.9.6 Podlesak et al. Year 1989 [25]
Podlesak et al. researched the application of GTO serialisation for a DC power 
supply. Explicit reference was made to the gating difficulties (high current 
requirements) o f GTOs and the future o f advanced devices (in particular the MCT) to 
these applications. Voltage sharing was performed using capacitors.
A 25 kV switch was to be constructed from discrete 4.5 kV 2 kA switches. 
This reference does not document the construction o f this final switch.
Assuming that Podlesak was at this stage busy with ETC work, it can be 
assumed that this research was also aimed at inductive storage. The fact that Podlesak 
later researched turn-on switches (for capacitive storage) is noteworthy.
2.9.7 Podlesak et al. Year 1997 [26][27][28]
Refs [26][28] focus on research into high current SCRs. Commercially available 
devices are compared to a special 125mm thyristor. Current ratings from 25 kA to 110 
kA of the 125 mm device are examined. The 125 mm device is specifically 
constructed to have a very low thermal resistance o f 0.0033 K/W.
The advantage of capacitive storage devices with respect to silicon switches is 
that the I2t rating can be utilised and the devices overdriven. Special packaging and
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heatsinking of the 125 mm device indicates such specialised thermal management of 
silicon devices is a reality.
Table 2-7 Podlesak et a l  capacitor based system data [27]
Component Size (m ) Weight (kg)
Capacitor PFN and switch 1.58 2700




With 80 % stacking 2.18
With Battery Standby
Bi-directional inverter 0.2 174
Battery 0.36 843
Total 2.3 3914
With 80% stacking 2.87
Table 2-8 Podlesak et aL Inductor based system data [27]
Component Size (tn) Weight (kg)
Inductors and switching 1.27 1120
Electro-chemical 0.36 240
capacitors
AC-DC converter 0.45 160
Generator 0.075 100
Total 2.15 1620




With 80% stacking 3.11
The data o f Table 2-7 and Table 2-8 is for a 4.3 MJ (load side) PFN with 3 
“stored” shots [27]. Of distinct importance is that the suggested inductive storage is 
very different from that proposed by Soreq It works in a different energy envelope,
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uses electro-chemical capacitors as the IS and utilises superfluous system 
requirements. This is performed to effectively increase the IS voltage level to reduce 
charge time requirements and effectively reduce conduction losses of the turn-off 
switches. This is the marked difference if compared to Kanter et al. system, which 
also requires no silent watch as the silent watch capability is intrinsically provided for 
by the battery IS. However, the different energy envelope (between 1 and 10 MJ) may 
require alternative considerations not dealt with by Kanter et al. Thus this research is 
considered as an effective capacitor-based system comparisons but the inductor- 
storage research performed is considered as secondary to that performed by Kanter et 
al.
2.9.8 Summary
No documentation past January 1997 was found. The difference in opinion between 
the ARL and Soreq concerning capacitive and inductive storage needs to be 
considered. It is apparent that the ARL consider capacitive storage as the solution to 
high density PFNs, at least in the 1 -  10 MJ range.
2.10 Air Force Armament base, USA, and multi-MJ inductive 
storage
2.10.1 Introduction
In 1987, a large multi-MJ battery-based inductive storage project was initiated at 
Elgin Air force base, Florida, USA. The project was initiated as an improvement to 
the existing 10 MJ HPG-based system and 5 MJ capacitor based system. No volume 
or mass optimisations were under consideration. The system was composed o f a very 
large battery bank (literally over 13,000 batteries), a fast charge inductor and an 
explosively operated turn off switch.
It appears that there are no central figures involved in the projects 
development. Refs [31 ][32][33][34][29][30] are used. Documentation is from 1987 
and 1991 only.
2.10.2 Year 1987 [29][30]
These two references document the design and subsystem choice verification o f the 
Elgin Air force base Battery supply shown in Fig. 2-12.
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Fig. 2-13 Elgin Installation schematic [29]
The system is specifically for EM launchers and was rated at 200 MJ. The 
closing switches o f Fig. 2-13 are make-break pneumatic DC contactors. The EOS is 
an explosively operated switch [33] and the storage element is a 68 pH 3 MA air-core 
inductor. A number of elements included in the references are not included in this 
circuit schematic (such as ESRs and stray inductances). Each battery branch or 
“gang” is composed of 24, 16-battery strings. There are 42 gangs. A great deal of 
attention was placed on the circuit parasitics and specific battery technology. The 
battery used was an automotive battery capable o f delivering 2000 A short circuit 
current.
2.10.3 Year 1991 [31][32][33][ 34]
All four publications are from the IEEE Transactions on Magnetics vol. 27 1991. The 
references focus on the explosively operated switch, maintenance o f the battery bank, 
battery failure rates and measurement systems. The explosively operated switch is a 
solid conductor switch explosively ruptured during commutation. A great deal of 
effort was performed in making sure that the circuit parasitics -  the ESRs and stray
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inductances -  were correctly compensated for. Inductance of the load results in an 
energy reflection that needs to be absorbed by the switch.
2.10.4 Summary
Although this is an inductive storage system, it bares little relevance to the current 
project. The energy storage requirement and system volume makes the design method 
inapplicable to ETC applications. However, the careful focus on the parasitics is a 
consideration that needs to be mirrored.
2.11 Superconductors
2.11.1 Introduction
The advantages o f superconductor technology are obvious. No thermal loss means 
that current can be stored indefinitely. If superconducting switches are a viable option, 
no conduction losses (a major problem) need to be dealt with. However, the cryogenic 
requirements, material properties problems and immaturity o f the field poses a 
number o f challenges.
Some consideration has been given to the application o f superconductors to 
the field. Some research was performed in 1991 in America [35] on the feasibility o f a 
high temperature superconductor (HTSC) coil for EML technology. The focus on the 
research is specifically on the material properties of the conductor at high 
temperatures (20 K). Some work was performed in France in 1996. Magnet Motor, 
Germany, have been busy researching various superconducting inductive storage 
topologies and came out with a product in September 1999.
2.11.2 Year 1991 [35]
The prime concerns dealt with in this paper were the material properties o f the 
superconducting material. The problem behind SMES (super conducting magnetic 
energy storage) technology or large-conductor superconductor applications is in the 
manufacture of bulk conductors; various material property problems arose. These -  
and possible solutions -  are mentioned.
Consideration of HTSC with respect to EML requirements are taken into 
account. In particular, reference is made to hyper-conductors and the possibility of
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superconducting switches. The paper considers liquid hydrogen at 21K to be the ideal 
HTSC coolant.
2.11.3 Year 1996 [36]
Superconductors have the material property problems of having a limited current 
density and operational temperature. The storage of high currents in such a coil is 
difficult. However, R ef [36] proposes a method using a transformer based 
superconducting PFN to store and commutate energy. The system is composed of a 
superconducting primary (cooled with liquid helium) and a coupled copper secondary. 
Commutation is performed by quenching the primary (specifics are not given). Upon 
quenching, the whole primary is brought out o f super-conductivity and energy is 
transferred to the copper secondary. There is no primary commutation switch so the 
full reflected load voltage is apparently distributed across the whole primary.
The paper describes the full electrical design o f such a configuration. The 
advantages o f such a system are obvious; indefinite storage of the energy before 
commutation, load matching with the transformer action and no excessive voltage 
stresses are placed on the opening switches (there are none -  the primary is a short 
circuit). However, very little practical detail (in particular fabrication of the full 
system, quenching methods, heat exchange) is given.
2.11.4 Years 1997, 1999 [37][38]
Magnet Motor published a paper discussing their work on a modular super­
conducting inductive storage element for 4 MJ EML applications shown in Fig. 2-15.
In 1999, a 6-module product was brought out (with slight modifications) with 
energy storage of 500kJ. The system is intended to be installed on a mobile vehicle. 
Sb is the bus switch (zero current closing and non-commutation opening). CS is a 




Fig. 2-14 Superconductor transformer-based PFN
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Three stages are required, the charge, storage and discharge. During the charge 
stage, SB is closed, CS is open and OS is closed. During the storage stage, SB is open, 
CS is closed and OS is closed. The IS is thus removed form the circuit. For the 
discharge phase CS is kept closed (but is not conducting) and OS opens and results in 
the energy transfer to the load through the de-coupling diodes. This is a similar circuit 
(modified XRAM) to that used in this research.
Both CS and OS are superconducting switches.
The superconductor is NbTi in a Cu matrix. The 1997 reference discusses the 
design procedures required to specify full system construction. The 1999 reference 
documents some system results. The focus of the two shifted from EML technology to 
ETC technology. Where not stated, all further references are to the 1999 product.
SB is not specified but has no extreme operating conditions. CS is also not 
specified but must be superconducting (the storage stage requires zero dissipation).










Fig. 2-15 Magnet Motor superconductor topology [38]
It need not be a fast or voltage protected switch ([37] considers a thermally triggered 
switch to be sufficient). The OS is the challenging switch and is composed of a 
superconductor rated at 2 kA. Triggering is performed via a (assumedly externally) 
current pulse to drive the superconductor into normal conduction (60 Q). The cryogen 
is a helium bath.
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It appears (the reference is not clear) that the priming maximum is 1.6 kA and 
the load maximum is 9,6 kA. The full volume assuming less the refrigeration 
peripherals is 400 /.
The IS is composed of a Magnet-Motor Flywheel with a chopper stage 
intermediate connection.
2.11.5 Summary
It appears that a number of the challenges of superconductor technology as applied to 
ETC PFNs have been met. In particular, the reduced (zero) thermal loss in the 
inductor and switch are obvious and important advantages. It can be assumed that as 
there is no field relaxation into a superconductor, none of the losses as discussed by 
Kanter et al. occur.
However, not sufficiently dealt with (at least not the publications) is the extra 
refrigeration costs and safety issues as concerns liquid helium aboard a AECV.
O f importance too is the current levels used in Ref. [38] which requires a 
priming current of 1.6 kA. At this current, a high inductance storage device is 
required. For 500 kJ (as quoted) this results in a total coupled inductance o f 0.36 H; 
for a 6-module ideally coupled device this results in a 11 mH / per unit self inductance 
(which results in an 11 mH apparent inductance during a parallel discharge -  as 
specified). According to calculations discussed by Kanter et al. and adopted in this 
project, these values are too high and do not allow for sufficient coupling to the load, 
typically modelled as a 100 mQ resistor; it is possible that an additional transformer 
stage is also included into the system (this assumption is not verified). Ref. [38] does 
show some practical results. The solution to this dilemma is not further researched.
However, if  a non-superconductor system was to be developed with these 
ratings, it seems that the specified volume values could be sufficiently matched using 
semiconductor switches and commercially available technology. The six switches are 
rated at 1.6 kA, 4 kV.




Capacitor-based PFN systems have a number o f advantages over its static 
counterparts. Most importantly, the commutation hardware required for capacitor- 
based systems is a turn-on switch only.
Fig. 2-16 Generic capacitor-based system
Most millisecond capacitor based systems have Fig. 2-16 as its primary 
building block. The storage capacitor Cst o r a g e  is charged by the Prime Power source. 
The charging speed is application and technology specific. When fully charged, the 
Prime Power source is decoupled (usually). The closing switch CS closes and energy 
is transferred to the load. Here two different systems are possible; either the capacitor 
is discharge directly into the load and the inductor L is very small and the load and the 
storage capacitor determine the discharge pattern or the inductor L is used as a pulse 
former and freewheels when fully charged.
The first method can be used if a modular capacitor based system is used (and 
active pulse forming is implemented) or if  the load itself is inductive and the desirable 
pulse form is achieved without the added inductor. However, this is generally not the 
case.
The capacitor discharges resonantly into the inductor. At this stage the load 
can be ignored. Upon full discharge (where the capacitor voltage has reached zero and 
the load current is now maximum), the inductor continues to force the current to flow 
forcing commutation through the diode D. Pulse forming is performed further with 
the inductor -  load discharge pattern.
Of interest are the following points:
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1. The switch itself need only conduct during the discharge of the capacitor. 
Sometimes the switch is placed after the diode branch and as a result the switch 
must conduct the full load current throughout the load discharge.
2. A reverse voltage occurs across the capacitor; this generally needs to be avoided.
3. Transfer of energy from the source (capacitor) to the load (inductor and load 
combination) occurs naturally as a part o f the resonant cycle. No force 
commutation is required.
4. A component of the stored energy is not transferred to the load and remains in the 
capacitor.
5. The capacitor based system is in most cases similar to the inductive storage PFN, 
with the difference that the IS is composed of capacitors and self-commutates.
2.12.2 Capacitive PFNs world wide.
In 1995, a number o f papers were published in the IEEE Transaction on Magnetics.
A 500 kJ installation was documented in DRA, England. The system was 
composed o f 10 Maxwell 50 kJ units [39].
A 2.4 MJ system composed o f 8  Maxwell 300 kJ units was installed by the 
British Aerospace Defence to research ETC technologies [40].
A 52 MJ system composed o f sixteen 3.25 MJ modules at the US Army 
Research, Development and Engineering Centre is documented [41]. O f interest here 
is the use o f “resistance balancing” and a RAG, or rotating air gap, switch.
In January 1997, PI brought out a compact 250 kJ system with overall PFN 
energy density o f 1.2 MJ/m3 fired with a vacuum switch and using a fully shielded 
inductor [49].
E. Spahn and G. Buderer at the French-German Research institute of Saint 
Louis researched a 50 kJ PFN between 1995 and 1998 [42][43][44][45]. The main 
focus o f the research was on the closing switch (a SCR) with high current ratings.
2.12.3 Capacitor Technology
The only reason non-capacitive systems would be considered for volume-optimised 
ETC sources is that the capacitor itself does not have sufficient power and energy 
density levels. Due to this shortcoming, a great deal o f research has been performed 
on capacitor technology. In general, the discharge rate required in electric guns means 
that high density electrochemical capacitors are not applicable. As a result, in general
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robust AC capacitors need to be utilised. Energy densities of less that 1 MJ/m3 may be 
achievable but for pulse applications, the transferable energy falls to less than 70 %.
An option, as discussed in Ref. [27], is to replace the battery with 
electrochemical capacitors (which have a greater power density but lower energy 
density). Another option is to use new pseudo-capacitance -  or supercapacitor -  
technology tabulated in Table 2-9. These capacitors generally have very high storage 
contents -  values of many Farad are speculated at -  but the disadvantage of low 
operating voltage and low transfer efficiency and di/dt’s. The use o f specialised 
capacitors has the disadvantage that although capable o f storing the correct amount of 
energy, transfer o f this energy in the required time frame is not possible and transfer 
efficiencies o f 50% result. As a result it may be better to depend on older technologies 
with a higher efficiency.
Table 2-9 Some supercapacitor data [46]
Name Electrode Electrolyte [kJ/kgJ V [V] Cap [ F7
NEC
Supercapacitor NY
Carbon / sulphuric acid 1 .2 5 2 .2
Panasonic Carbon / organic 7.9 3 500-1500
Pinnacle Research Mixed oxides / sulphuric acid 18 1 0 0 0 .0 1
Maxwell / Auburn Carbon-metal / KOH or organic 6 .8  or 25 1 or 3 55 or 13
In 1996 a trans-national perspective (of the USA) was performed [47], 
Predictions as to the relevant technologies were made and the important points 
tabulated in Table 2-10.
Table 2-10 Capacitor technologies for capacitor IS [47]
Capacitor system [kJ/kgJ Now (1996)/Future (2010)
Polymer film 0.4 / 20
Electrolytic 0 .2 / 2
Ref. [48] discusses the bases for third generation capacitor technology 
applicable to capacitor PFNs. O f particular interest is again the Physics International 
capacitor-based PFN with full system volume density o f 1.2 MJ / m [49].
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Table 2-11 Capacitor technology generations [48]
Generation Technology Energy Density 
k J /m 3
Density kJ /  kg
1 Paper / Castor oil. Al. Foil 550 0.3
2 Metallised Polypropylene 800 0.64
3 (current) Based on :
Polymer Film Metallisation 
Impregnation
2 0 0 0
The capacitor is a metallised electrode PVDF electrolyte unit (with 2.5 MJ / 
m3 density and up to 70% efficiency). Arguments are given as to why this technology 
should be used over the older 2  generation polypropylene based capacitors.
2.12.4 Summary
The advantages of capacitive based technologies over other static systems have been 
described. In particular, little thermal loss during the charge phase and the relative 
simplicity of the closing switch (and its operation) are distinct advantages. The low 
energy density o f capacitors and the required capacitor charge phase (in some cases a 
problem if  no robust prime power is available or if  the silent watch specification 
needs to be met) are the disadvantages. In particular, the low energy density means 
that large -  energy systems are very bulky and not suitable for many applications.
However, if  high-energy density capacitor-based systems are a viable option, 
the design and working o f such a system would make it the better option.
2.13 Opening switches
2.13.1 Introduction
Inductive storage systems require robust circuit elements. For a single module system, 
the IS needs to be able to deliver the full load current. The discharge of an inductive 
supply into an inductive load by definition results in very high voltage peaks.
Most challenging however is the opening switch requirements. The switch 
must conduct the full priming current for the charge cycle (for long charge systems 
which generally characterise volume optimised systems this could reach into the half 
-  second time duration). As a result, conduction losses must be minimised. At
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commutation, the opening switch must force commutate the current from the priming 
source into the load. The switch, in its off state, must hold off the full load voltage and 
not re-close or fail.
Many different opening switches and mixed-switch topologies have been 
suggested and used. For high current applications, mostly commutation assisted 
mechanical switches are used. This section highlights the applicable turn-off switch 
technologies to inductor-based systems and the switches considered for this project.
2.13.2 Semiconductor only tu rn-off switches
The relevant switches include Gate turn-off thyristors (GTOs), Insulated gate bipolar 
transistors (IGBTs) and gate commutated thyristors. The main switch-device types are 
displayed in Fig. 2-17. Traditionally, GTOs have cornered the market due to the 
switches high ratings; devices o f 6  kV 6  kA ratings are available. The GTO is based 
on the thyristor and as a result has low on-state losses.
The disadvantage of using GTOs are firstly the comparatively slow switching 
times of the devices and the current based driver that is required. Typically, GTOs 
require more than 20% of the its anode current to turn off. As a result, the 
commutation hardware is often more voluminous than the switch itself. Also, the 
GTO cannot typically be overdriven and large turn-off snubbers are generally 
required.
In general, MOSFETs and other majority carrier devices are not applicable to 
high-power applications as their conduction losses at high currents are excessive.
IGBTs implement a MOSFET-controlled bipolar transistor. As a result the 
gating advantages o f the MOSFET (voltage controlled low power gating) are coupled 
with the conduction advantages allowed by the bipolar structure. The silicon structure 
o f the devices is relatively complex and low thermal resistance structures are not 
possible or very difficult to manufacture (such as hockey-puck devices).
As a result, the current carrying capabilities o f IGBTs are lower than its 
counterparts, and where necessary die-paralleling is implemented. For NPT devices 
(non-punch through -  the majority of IGBTs), the device is mostly MOSFET-based 
and a positive temperature co-efficient means paralleling is simple. This is a distinct 
advantage over the minority-carrier devices such as GTOs, SCRs (or thyristors), BJTs 
and diodes.
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IGCTs, or GCTs, are a new device on the market and are superior to all the 
other devices in that the gating advantages of the MOSFET (voltage controlled low 
power gating) is combined with the superior conduction of the SCR. A product with 
4.5 kV 4 kA is reputedly available from Mitsubishi [51]. However, past experience 
with similar devices such as the MCT (MOSFET controlled thyristors) and MAGT 
(MOSFET assisted gate-triggered thyristor [50]) where the device did not reach 
market expectations teaches that caution is required in depending on untested 
technologies. However, it appears that if  GCTs prove to be reliable then 
implementation of these devices over its counterparts should not prove too difficult.






Fig. 2-17 Silicon switches
2.13.3 Device serialisation and paralleling
Serialisation and paralleling of silicon devices is necessary if a high power switch is 
to be constructed.
A high-current matrix GCT based switch has reportedly been produced [52], 
This is work performed under TNO in the Netherlands. To date a 50 kA module has 
been developed. Current sharing o f the devices is done using both matched devices 
and unmatched devices. Apparently, the devices shared sufficiently well. No voltage 
serialisation was performed. This research is particularly worth keeping an eye on.
Device serialisation is in general a distinct problem. Due to manufacturing 
processes, devices do not switch in exactly the same manner. As a result, during a 
switching transient the voltage across one device in a series string may be higher than 
its counterparts. Some sort of enforced sharing is necessary. This is fully researched 
in section 3.11.
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2.13.4 Resonant commutation of closing switches
An SCR is a very robust device. It has the advantage o f being able to block very high 
voltages and conduct very large currents. The device is however only a turn-on 
device. The device is commutated off when the voltage drop across it is reversed.
Some converter applications use force commutated devices where some 
resonant circuit enforces a reverse (or zero) voltage across the thyristor. Research into 
the force commutation o f a thyristor is incorporated into the scope of this project and 
is documented in Ref. [53] and the basic switch idea is shown in Fig. 2-18.
Fig. 2-18 Force commutated thyristor
When the switch needs to turn off, the switch trig is initialised and the capacitor 
effectively discharges into the main switch. This is necessary as a capacity o f charge 
within the thyristor needs to be either recombined or drawn out of the device to ensure 
that the SCR does not switch on again when a forward voltage is again re-applied. 
This is documented in the device datasheets as a charge QR or a time tQ. This time is a 
duration for which the device must be reverse biased to ensure that re-firing does not 
occur.
The problem with this topology is that for high current devices this time is 
very large (longer than a millisecond in some cases) and as a result the capacitor has 
to be o f a very large value o f higher than lOOmF. This is not desirable as the 
capacitance volume would be correspondingly high. Also, unless the switch trig is 
switched of the capacitor follows the load voltage and as a result cannot be polarised. 
By turning ‘trig’ off this can be avoided. For high-power implementation, some sort 
o f  resonant discharge will have to be incorporated into the circuit as well; however, in 
depth research into this facet was not performed.
Implementation o f the above circuit using a spark gap in place of the SCR has 
been performed in the course o f this project by an undergraduate student at PEG.
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When on, a plasma column conducts between two electrodes. When 
commutation occurs, the capacitor effectively absorbs the spark gap energy forcing 
the spark gap voltage to zero (and below) and allows the air column between the two 
electrodes to re-establish itself.. The current is switched out of the opening switch and 
into the load and the spark gap voltage rises (assuming no re-firing o f the spark takes 
place). Upon commutation this voltage is brought down to zero. Energy is 
commutated from the source to the load as depicted.
Favourable results were achieved at low power levels but the research was not 
taken further. It is observed that the spark-gap technology is very involved; further 
research into this technique would require more time, money and manpower than 
what was available. Also, thermal considerations with the switch seemed to make a 
long charge -  300 ms -  system non-viable.
In 1995 and again in 1999, Delft University published a topology similar to 
that above [54][55]. The circuit was however focused on the assisted zero-current 
commutation of a mechanical switch.
Fig. 2-19 Delft zero-current opening switch [54] [55]
This circuit of Fig. 2-19 is different from those mentioned before as it 
considers the current source to be constant and allows for multiple switching.
Interval 1: The opening switch is closed (conducting), the connecting thyristor 
( S c o n n ) is off and the commutation thyristor ( S c o m m )  is off. This is the storage stage. 
Interval 2: S c o n n  is switched on. The current increases through the capacitor C and 
decreases through the opening switch. Resonance of the capacitor C, the load and the 
opening switch determine the relevant times.
Interval 3: The opening switch is opened at zero current.
Interval 4: The capacitor C is fully discharged and the current source freewheels 
through the freewheel diode. The capacitors voltage is clamped at zero.
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Interval 5: The commutation thyristor is closed. Current decreases through the load 
and increases S c o m m - The opening switch is then closed.
For one-shot use (where the source inductor current falls to zero) S c o m m  is not 
necessary. This topology has the advantage that the capacitor bank (the largest 
volume component) can be of a high energy density polarised technology.
2.14 Summary
Research documented mainly in IEEE publications is considered. The two main 
schools o f thought is inductive storage (in the <1 MJ range) represented mainly by 
Soreq in Israel and capacitive storage, represented in Europe and America but 
particularly by institutions concerned with the US military. Alternatives -  such as 
inertial storage -  are also considered in certain parts of the world.
This chapter compromises the full background study performed. The term 
PFN encompasses a wide field, with widely different topologies required for the 
varied applications.
This project is specifically concerned with millisecond pulse PFNs using 
inductive storage techniques.
O f the inductor technologies applicable, a 4-stage direct-drive modular 
inductor o f the Brooks [73] dimension and the XRAM topology [6 ] is chosen. This 
allows for a volume-optimised inductor [73] and pulse shaping on the load side. The 
IS is chosen as battery storage. The switches are solid state switches.
Volume concerns and electrical concerns are considered in more detail in the 
following chapters.
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CHAPTER 3
CIRCUIT ANALYSIS OF THE XRAM TOPOLOGY
3.1 Introduction
This chapter introduces both the standard and modified XRAM topologies and 
discusses the topology and resultant operational differences. Analyses of all the 
transients that occur during the full charge and discharge process of the modified 
XRAM topology are presented.
O f importance are the device voltage levels that occur, the nature o f the 
steady-state discharge transients and their effects and also the effect o f the system 
parasitics on each transient. Where required -  and where possible -  mathematical 
models of certain phenomena are developed to aid in the development of generalised 
results for these phenomena.
Section 3.3 shows that 4 modules are considered optimal for a volume- 
optimised system. Inherent in the design o f a modular volume optimised system is the 
requirement for the storage stages to be balanced (verified in section 3.3). This means 
that the module self-inductances must be equal and that the coupling between each 
module must be homogenous (equal). This is assumed throughout the following 
analyses. As it is probable that slight inductance value variations will occur; the 
relevant specific cases are also analysed.
3.2 XRAM topology
3.2.1 Standard XRAM topology
The term XRAM is the inverse o f the term MARX. A MARX generator is used to 
generate a high voltage through the parallel charging o f devices (capacitors) and the 
series discharge o f these devices. MARX technology is associated with low-energy, 
short time-span (nanosecond to microsecond) pulse generation.
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Fig. 3-1 Standard 4-module XRAM topology
Fig. 3-2 Charge cycle of standard XRAM topology
The XRAM generator is typically associated with high-energy ms pulse 
requirements and utilises serial charging and parallel discharging of storage devices, 
typically inductors. The most obvious advantages of modularity in an inductive 
supply are that it allows for a lower IS current requirement and for active pulse 
shaping on the load side.
Fig. 3-1 shows the most commonly applied XRAM topology [6 ], Each module 
consists of a storage element Lx , opening switch OS x , closing switch CSX and 
rectifier Dx where 1 < X  < n and n is the total module number. CSl is not required. 
Module inductive coupling as shown in Fig. 3-1 is not required for circuit operation, 
but is advantageous in increasing the inductor energy density.
The charge cycle as shown in Fig. 3-2 is initiated by the closure o f all the OSs. 
The charge cycle follows an L/R time constant determined by the inductance of the 
supply and the ESRs of the charge path. The diodes protect the load from a current 
pre-initialisation. The discharge paths o f the full parallel discharge configuration are 
shown in Fig. 3-3. A single module switching action is performed through the closing 
(turn on) of the module CS followed by the opening (turn off) o f the OS . Timing 
considerations between these two devices need to be taken into account, depending on
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the switch technology. The module diode D becomes forward biased and the module 
inductor effectively free-wheels through the load.
Fig. 3-3 Discharge cycle of standard XRAM topology
Different module switching sequences are possible. It is in the designers 
interest to de-couple the IS from the discharge paths during discharge, module 1 is 
generally switched first. This initiates the energy transfer to the load through the 
forward biasing of D] and isolates the IS from the back-end. The remaining modules 
are switched after time delays determined by the designer.
The switching sequence assumed in this project is 1 3 2 4, where modules 2 
and 4 are switched together. This allows for a balanced energy transfer between all 
the modules and the load (for coupled or uncoupled inductors).
3.2.2 Modified XRAM topology
Fig. 3-4 shows the modified XRAM topology, developed in the course o f this project. 
It differs from that described in Fig. 3-1 as it has no closing switches and requires 
different charge return paths and discharge free-wheel paths. This topology has the 
following advantages:
1. No CSs are required. This results in reduced system cost and volume.
2. Module commutation is determined solely by the opening switch; no compatibility 
problems between switch times of the CS and OS occur.
The only disadvantage of this system is that a small voltage occurs across the load 
during the system charge cycle; this is described in the following section. This voltage 
is always less than the IS voltage and varies slightly during the charge cycle. For 
volume optimised systems the IS voltage is more than an order lower than the 
expected load voltage during discharge.
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Fig. 3-4 Modified XRAM topology
For short-circuit loads such as the ETC load some form of load protection 
must be incorporated (such as a small spark gap within the load capillary). This is the 
responsibility of the capillary-load designer, however. If a switch or solid-state device 
external to the capillary is used for voltage hold-off during the charge cycle, it will 
need to conduct the full load current during the whole discharge cycle. This will 
require additional hardware and result in a full hardware requirement equal to that of 
the standard XRAM topology and as a result the topology requirements become 
effectively identical. Thus it is clear that only load protection within the capillary 
validates the use o f the alternative XRAM topology. For loads where such protection 
is impossible -  such as an EM load -  the standard topology needs to be used.
The topology is analysed in the following sections. Each switching stage is 
considered individually.
3.3 Volume and waveshape dependence on modularity
This section is included at this early stage as module number and balanced discharge 
considerations play a large role in both the circuit analysis o f the XRAM topology and 
the system volume optimisation process. Formal proofs o f system dependence on 
modularity are given in section 5.2. Integral to this proof is the equation
Lst — > 3-1
which is proven in 4.5 but repeated at this stage for the sake o f clarity. LST is the total
required inductance, RL the load approximation, td the minimum allowable discharge
time and n is the module number. The derivation of Eq. 3-1 requires all the module 
inductors to be balanced. Without such a balanced system, the volume relations 
discussed in section 5.2 are no longer applicable and the IS and inductor volume is no 
longer independent o f module number.
Circuit Analysis of the XRAM Topology 3.3 55
Stellenbosch University http://scholar.sun.ac.za/
The level of modularity required is now discussed. Eq. 3-1 is applicable to 
coupled and uncoupled systems. However, use of the Brooks coil to incorporate the 
full inductor value results in an inductor volume optimum. As a result, inter-inductor 
coupling is required to allow for a system volume minimum. Analyses in section 3.7 
and Appendix A show that slight inductor imbalance during a discharge state results 
in degradation of the current in the inductors during discharge; that is, the currents 
diverge where the ideal would be that they remain the same.
For large module inductor value differences as discussed in section 3.7, this 
degradation occurs rapidly (in the order of a few tens of micro-seconds) and it is clear 
that it is not of use to allow such unbalanced inductor discharge if the desired wave 
shape is to be retained. Inter-module coupling worsens this effect appreciably. As a 
result o f this, the only useful, or stable, discharge states occur when the branch 
inductors are balanced. This also means that each useful switch state is not equal to 
the number of modules. For instance, a 4-module system has 3 balanced switch states. 
With reference to section 3.7 (Fig. 3-5), these occur when Qi is switched, Q3 is 
switched and when Q2 and Q4 are simultaneously switched. The next viable module 
number is 8  (6  also allows for only 3 states). For an 8 -module system there are four 
useful switch states.
The equation
n = 2stales~1, 3-2
describes this relation formally. Other module number combinations are possible, but 
result in fewer stable discharge states.
Although 8 modules are theoretically possible, an 8 -module system would 
require excessive -  and volume-consuming -  construction considerations. Four 
modules are thus considered the optimum.
3.4 Charge cycle
Foreword
Use o f the modified XRAM topology will result in a voltage across the load during 
the charge cycle. An actual ETC load cannot allow current to flow in the load during 
the charge phase and some sort o f load protection will need to be incorporated. 
However, in the prototype this current will flow and it is thus in the designers interest 
to analyse the phenomenon sufficiently. A complete analytical solution of the system
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equations during the charge phase is cumbersome; no generalised results can be 
drawn from this. Assumptions are made that allow the development o f simpler 
equations that give an indication of the coupling between the system parameters and 
allow for the development o f generalised results.
It is observed that if  current is allowed to flow in the load, and diode 
Dbx conducts, then a negative voltage is induced by Lx on L2 for non-zero coupling. 
This results in one of two scenarios: either this negative voltage falls across Q2, 
which is on at this time. For some switch technologies, this must be avoided. If the 
switch is equipped with an anti-parallel diode (as is the case in the prototype) then this 
diode forward biases and current flows effectively backward through the switch 
module. It must be made clear, though, that for a protected load, the current through 
Lx equals that through L2, and no reverse voltage will result.
Equivalent charge paths
All the calculations and discussions are based on the assumption that the system is 
balanced. Fig. 3-5(b) shows the relevant voltage and current referencing.
At time t = (f
At the start o f the charge cycle, the current is zero. IGBTs QV~Q4 are conducting and 
vCE = 0 for all the devices. Not included in the circuit are the anti-parallel diodes 
across the IGBTs. The voltage vLOAD = 0. Examination o f Fig. 3-5(a) shows that an 
initial voltage condition can be derived. If L2 was to experience a positive voltage (as 
would be expected), then the voltage loop L2 -  Dm -  LOAD -  DT} -  L2 would result 
in the forward biasing of diodes Dm and Dvl . Likewise for Li and diodes DB2 and 
D t4. As no current is flowing at this time, vL2 and vi3 are clamped to zero volt. With 
L, = Z,4 and homogenous coupling, the inductors L, and Z,4 equally share the full IS 
voltage. Furthermore, the voltage loop L2 -  Dn  -  DT2 -  L2 (assuming D n  is forward 
biased, but not necessarily conducting, and vL2 = 0 )  shows that the diode D T2 (and 
by the same procedure DT4 and DB}) is also clamped at zero volts. As a result o f this, 
the diodes DT] and DB4 (with the help o f voltage loops L4 -  DB4 -  LOAD -  DT4 -  L4 
and L, -  DBl -  LOAD -  Dn -  Lx) are reverse biased with a voltage equal to half the 
IS voltage.
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Lb = L2 + L3 + M23 +
A^B ~ ^12 + 1^3 + 4^2 + 4^3 
B^A ~ 2^1 + 3^1 + 2^4 + 3^4 
^ A  =  ^ESR_1 +  ^ E S R _ 4  +  ^ E S R J S  




Fig. 3-5 Charge cycle and equivalent
At time t = 0+ and t>  0
The available current loops are set in bold in Fig. 3-5(a). The main charge path 
IS -  Lx -  L2 -  Z3 -  Z,4 -  IS is clear. It is also clear that current must flow through L ,. 
This being the case, then the mutual coupling M n could result in VL2 being non-zero 
and positive. If Q2 is capable o f holding a reverse voltage during its on state, then no 
reverse current will flow. However, the diode Dm is still forced to remain forward 
biased and current will still flow to the load during the charge cycle. The constructed 
prototype does allow for a reverse current to flow through the Q2 anti-parallel diode. 
This both forces the diode Dm to conduct and for diodes D B2 and DB} to become 
reverse biased. Even for zero coupling, L2 is parallel to the load and Dm will 
conduct. Diode DT2 is at this stage effectively parallel to the load and accordingly 
reverse biased. Current is also flowing through L3 at this stage and vLi is also non­
zero and positive. If diode Dri were conducting, then diode D T4 would clamp vi3  to 
zero; this is not possible and as a result Dn  is reverse biased. The only non­
contradictory current flow paths are thus evident. These paths remain conducting 
through the duration o f the charge cycle. Fig. 3-5(c) is a simplified system schematic 
showing only the conducting paths. Fig. 3-5(d) gives the relevant quantities and their 
relation to Fig. 3-5(a).
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Charge cycle initial transient
It is observed in the following section that the initial transient and steady-state load 
current during the charge cycle is o f an order o f magnitude less than the charge 
current for the prototype and could be considered negligible. However, the initial 
transient results in a negative current flowing through an on switch. Such a 
phenomenon may influence the affected device and is thus of interest to the designer. 
It is formally modelled in the following section.
Coupled time constants
The current and device referencing of Fig. 3-5(c) are slightly ambiguous; this is 
performed to ease the calculation process. For a front-end matched system, 
ISESR = Lesr tot (refer to section 4.3) which for Fig. 3-5(c) and (d) translates to
ISESR = 4Resr x where Resr x refers to a module ESR. In order to generalise these
results, it is assumed that RA = RB = R . In both cases, these ESRs are of the same 
order and it is only the tendency, in particular, that is of interest. In addition, this 
substantially simplifies the circuit equations and provides an indication of the 
coupling between the load resistor and the device ESRs and enables the designer to 
model the effects separately. The results will not necessarily be accurate in providing 
current or voltage magnitudes, but these considerations are discussed where relevant. 
For a balanced system, LA= L B= L  and M AB = M BA = M  are assumed.
The equations
ISr = L ^ -  + (L + M ) ^ -  + (R + RL)iA +R iB, 3-3
(L + M ) ^  + M ^  + RiB = R LiA, 3-4




L -M  + 3-6
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Of interest here is the form of the two time constants. It is observed that for 
the systems of interest here (including the 500 kJ system and the prototype) RL > R 
(by at least an order). It appears therefore, by analysis o f the time constants, that the 
coupling is relatively weak and that it is possible to separate the two system time 
constants and assume they are independent.
Uncoupled time constants
Matters can be simplified by defining uncoupled circuits; one dependent on the load 
resistance alone, the other on the ESRs. Both are of interest. Firstly, for the RL 
circuit, it is assumed that R = 0 . By recalculating Eqs 3-3 and 3-4 with R = 0 , the 
solutions
i s j
1 -  e
2 Rl 3-7V /
• _ /5 
I a —
*
( J. \  
e r - 1
v
IS
+ 25 7 5 5 "  3 -8
and
r o  . ^  . I S y  f  
I S  I = i B + i A =
4 Rl
I -  e
ISy 
2 (L + m Y
where
L - M
are calculated. The effect is comparatively fast. It is observed using a numerical 
simulation package and the full circuit model that the effect o f the device ESRs on 
this phenomenon is negligible (less than 1 % for typical system parameters) and that 
for the initial few milliseconds (before the effect falls away), Eqs 3-7 to 3-10 can be 
used to approximate the system current magnitudes accurately.
Fig. 3-6 displays measured and calculated results from Eqs 3-7 to 3-10. iu  is 
equal to ISi and in — ib• It is observed that the uncoupled transient model is in good 
agreement with measured results. The system values used are Rl = 2.6 Q (from 
correlation with the actual system values o f the prototype o f section 6.7.4), L  = 8  mH, 
kc = 0.96 and ISy  = 108 V. It is observed that the load current stabilises very quickly. 
This current remains relatively constant throughout the charge cycle.
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It is observed from Fig. 3-6 that it is possible for iL2 to become negative. This 
requires current to flow in the reverse direction through Q2 . In order to generalise this 
phenomenon, it is possible to process Eq. 3-7. It is evident from inspection of Fig. 
3-5(c) that, if  there is no coupling between the inductors, then a reverse current will 
never flow; kc is further used as a handle to analyse the phenomenon, where 
M  = kcL . Eq. 3-7 is differentiated with respect to time and equated to zero. This
determines at what time the current is at a minimum. Once this time is found, it is 
substituted back into Eq. 3-7 and the resultant equation is
ISy
[ l ~ K
117 •In f i - O \
4 Rl [l+ fcc 1 + kc [ l  + fcc J /
This equation determines the maximum negative current that will flow.
As the designer is interested in where the minimum I B M1N = 0, we can equate
Eq. 3-11 to zero and solve for kc. Thus it is apparent that this phenomenon is a 
function o f the coupling factor kc alone. However, with reference to Fig. 3-7, it is 
observed that for any coupling whatsoever, a negative current will result. The current 
I S
is normalised to — —. For kc = 0.9 (roughly) for the prototype, IB MIN = - 9  A,
4 Rl
according to this equation; Fig. 3-6 shows good agreement with this approximation 
The prototype is constructed using IGBTs with built-in anti-parallel diodes so current 
will be allowed to flow with no adverse effect on system operation. If no path was 
open for current to flow, a negative voltage across the IGBT would develop.
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t[ms]
-------------- measured -------------- calculated
Fig. 3-6 Measured vs calculated results for the initial transient
Fig. 3-7 Negative charge current vs coupling factor kc
Steady state-charge cycle
The steady-state charge cycle is calculated assuming that no load current flows during 
the charge cycle. The charge cycle equation is simply
I S „
I S ,  =  ■
T 4- I S
ESR TOT ESR
1 -  e 3-12
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where ST__________
T +ESR TOT ESR
is defined as tcoml. This parameter is used extensively in the
optimisation procedure. To include the effect of the small load current (of steady-state 
IS
fr°m Eq- 3-8 and 3-9), the current can simply be added or subtracted from Eq. 
3-12. The currents will equal
ISV
L eSR TOT +  I S  e s r
f  l e s r _ t o t + I S e sr N





l L2 ~ T + IS!ESR TOT ESR
^ESR _ TOT + ESRISE  A
l - e ISV
3-13
3-14
3.5 Turn-off switch commutation generalisation
Fig. 3-8 Generalised turn-off commutation
No analysis of the turn-on transient is performed. The full storage inductor effectively 
acts as a turn-on snubber, so no turn-on switching losses are expected. Fig. 3-8 shows 
the affected elements for the commutation transient o f switch Q3. The other transients
all follow similar patterns and are not described here. Each commutation transient 
commutates current out of a turn-off switch and into the two relevant diodes. During 
commutation, the snubber capacitor will assume the commutated current and it will 
further determine the voltage rise. The switch model used in this research is a single 
flank linearly reducing current source (with reference to Fig. 3-9). Once the turn-off 
device has attained a voltage sufficient to commutate its diode set, the load appears as 
a resistive load and the relevant circuit description can be utilised.
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V'ini >0 <M *1 ‘cp ^
Fig. 3-9 Switching waveforms
Time period t<t„ = t
This period determines the initial conditions o f the relevant parameters. Q} is on. The 
diode voltage incorporates VDTi + VDB2 as a single quantity, referred to as VD.
VD -  Vload, VQ= 0 V  and IQ = / 0.
Time period t0< t < t i  = tf„u
The switch is busy commutating. The current fall is linear through the switch. The 
load at this stage appears inductive and the total current remains constant at I0. The 
current through the snubber capacitor is equal to I0- I Q, which rises linearly. The 
resultant waveforms for this period are:
v c  =  v e  =  ~ t2 + —2 C t C^  snub _ Y  fa ll  ^ sn u b _ l
3-15
and
VD = V ,o a d - VC-
3-16
3-17
Time period t i < t < t 2-  tcap
The switch has completed commutation and the snubber capacitor now assumes the 
full current. Thus Ic (?) = 70. The diodes have not yet commutated. The resultant 
waveforms for this period are
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rc = v 0  t + Vc (t i),
Csnub 3
and




Time period t2<t<°o  = tioad
Fig. 3-10 shows the equivalent circuit path that develops once the diode voltage 
vD = 0 . The current source represents the storage inductor composed of 




Fig. 3-10 t|oad discharge model
The load steady initial condition is represented as current sourced from 
L, andZ,4. With reference to Fig. 3-10, it is now apparent that the snubber capacitor is 
in parallel with the load. Not only that, but CSNUB ,, also in parallel to the load, plays
a role in the next transient. Modelling the load therefore as a resistor in parallel with 
the 2 capacitors, referenced as the compound capacitor Ccom, the resultant output 
waveforms equal
vc ~ vo ~ Vc {t2) + I0Rl
/
and




Alternatively, if  CSNUB 3 is small enough so that the switch is still busy
commutating when the diodes forward bias and the resistive load stage begins, the 
stage referred to as tcap will not take place. Here Fig. 3-10 is still applicable, but the
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inductor (initially assumed to be a step current input) will be as depicted in Fig. 3-11. 
There are no important ramifications under these circumstances.
'|C > *”3+ *-4
;T C SNUB_1 ~|"^SNUB_3 
Apparent load
Fig. 3-11 tioad discharge model for slow switch times
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3.6 Switch cycle discharge paths
L O A D ^
^ 3
DT3 CSNUB_4 I DT4
Fig. 3-12 Discharge flow paths for all the switch cycles
First switch cycle Fig. 3-12(a)
The full load discharge paths for the first switching cycle. Switch Qx is switched. In 
bold is the desired discharge path during steady state discharge. In dashed lines is the
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extra current path that results from the charge cycle o f the new XRAM topology. In 
this circuit the device anti-parallel diodes, bus capacitor and device parasitics are not 
shown. The coupling and coupling polarities are shown. Each inductor is coupled to 
every other inductor.
Second switch cycle Fig. 3-12 (b)
The full load discharge paths for the second switching cycle. Switch Q3 is switched. 
Third switch cycle Fig. 3-12(c)
The full load discharge paths for the third switching cycle. Switch Q2 is switched. 
Fourth switch cycle Fig. 3-12(d)
The full load discharge paths for the fourth and last switching cycle. Switch QA is 
switched.
3.7 Switch cycle steady-state descriptions
Rl
L - -  = 4 L  + 12M
(a [i])
+  L- +




Fig. 3-13 Steady-state equivalents for all the charge cycles
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First switch cycle steady state Fig. 3-13 (a)
Fig. 3-13(a[i]) shows the simplified full cycle transient assuming all the switching 
transients have died out.
The describing equation is simple. The full inductance is the sum of the full 
inductance matrix Mn of the form of
where the sum notation indicates summing of all the terms in the brackets equal to 
4L +12M  for a balanced system (where L is the single module self inductance and M  
the mutual coupling between all the modules (which is equal)). If inductor symmetry 
were not applied, the complete sum of Eq. 3-24 would still result in the full discharge 
solution; the sum equals LST. The discharge waveform is of the form
where the inductance ESR is included for the sake o f completeness and I0 is the 
charge current at the time of commutation. LESR rOT is an order less than the load
resistance RL for a typical system (section 5.9) and as a result will dissipate just under 
10% of the full stored energy. This would be a point o f concern if  this was the only 
discharge state, but as described in section 4.5.5, further states (more parallel 
discharge branches) result in an improved efficiency.
The discharge state of Fig. 3-13(a[ii]) is unique to the use o f an unprotected 
load and the modified XRAM topology. A 500 kJ ETC system must incorporate some 
form of load protection so that this state does not occur. However, with reference to 
section 6.7.7, it is clear that this current imbalance has effects on the prototype that 
require analysis. The effect is quantified in Appendix A. It is observed that after 
commutation, the currents iLX and iL2 converge to a common value; the rate of 
convergence is dependent on a number of factors (dealt with in Appendix A). Fig.
3-14 shows measured and calculated results for the prototype with system values o f 
Rl = 2.6 (from correlation with section 6.7.4), L = 2 mH, kc = 0.96 and Iref -  52 / 30. 
The two graphs are in good agreement. The rounding evident in the measured result is
L\ M 14
jyj _ y  M 2\ L2 M 23 M 24
1"  ^  m 31 m 32 l 3 m 34
_M4l M 42 M 43 L4
3-24
hoadi 0 = V
3-25
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as a result of the snubber capacitors; spice simulations using snubber capacitors (not 
shown here) exhibited similar tendencies.
t[ns]
measured calculated
Fig. 3-14 First switch cycle measured inductor balance
Second switch cycle steady state Fig. 3-13(b)
The second switch state inductance matrix is calculated through a further 




L\ K y M 13
M n 1<N ^23
m 3, M n y ' A ^ 3 4




where M AB - M  BA= M  . The describing equations for this circuit are
Vfarf +*'«)»
dt dt ESR1 A ’
and
where
r dl n di A r,
V .  =  Ln ----------1- M ---------




V B = V A = - V h a d . 3-30
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and R ■'ESR TOTESR is the equivalent series resistance of each branch (this is not
shown in the equivalent circuit diagram). The solution of this equation for a balanced 
system where LA = LB = L (and including the internal resistances) is
H | L ESr  TOT
^ r ' 3-31
L+M = I0 -e
where 70 is the initial current condition of the two branches (assumed equal). This
can be directly obtained from Eq. 4-52 for what is effectively a two-module system. 
The load current is equal to
iRL — 2iA, 3-32
which clearly indicates the reduced dependence of the discharge cycle on the ESR of 
the inductor.
It is possible that the two branch inductors will not be perfectly balanced. As 
a result, some form of imbalanced discharge could result. This is discussed in 
Appendix B. For a 500 kJ system, an inductor value imbalance o f 10% results in a 
current imbalance between branches o f 10% in 2.7 ms; as a result, the switching of 
the next stage should occur at least within this time frame. This may be o f concern to 
the designer and must be taken into consideration.
Third switch cycle steady state Fig. 3-13
The third switch state inductance matrix is calculated through a further decomposition 
o f Mn to match the circuit of Fig. 3-13 (c). The decomposition is
M ,=
A M \2







I K  m 2<]
M 34
M 43
A M \2 M
M 21 l 2 M
M  b2 Li
3-33
where LX= L 2 = LA from symmetry arguments in a balanced system. Of interest to the 
designer in this section is the discharge imbalance that will occur due to the forced 
inductor imbalance. From the preceding section and Appendix B it is observed that 
even a slight inductor imbalance can cause an appreciable discharge imbalance. The 
equations
viaod = fa  a 3-34
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where
are solved to give
V B = V A =  ^  load .
5 L -3 M
1 Rl ( S L - W )  \
L - 3 M  + 6Le 2<i+3WXi-«)
5 L -3 M
2(L + 3M )+ 3{L -3M )e  2<i+3"Xi-^)
and
1 RL(S L - iM ) f 





where the ESRs are ignored and 70 is the inductor current (assuming all are the same)
at the time of switching. Of particular interest, however, is the rate at which this 
imbalance will occur. The same procedure as described in Appendix B is used to 
model the transient imbalance.
The current imbalance Is = js calculated to generate a closed
form solution to indicate at what time ts this imbalance o f current Is will occur. The
solution is
. L -2L(3kc2 - \ - 2 k c) 
— / \
Rl ( -5  + 3*,)
-ln (3 )+ ln c 8 3-41
where the substitution M  = kcL is made. For values assumed from section 5.9.4 a 10% 
imbalance occurs after 50|_is! This is fast, but is expected. Fig. 3-15 displays the 
relation of ts to kc for a 10% current imbalance and o f h  for kc = 0.85. It is observed 
that iA = 0 after just over 600 ps. It is thus clear that switching of only Q2 will result 
in a fast current imbalance. For balanced discharge waveforms (for a coupled system), 
it would appear therefore that this state should persist for as short a time as possible, if
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at all. This is determined by the final system requirements. Analysis of the results 
described in this and the preceding section show that it is undesirable to have an 
inductor imbalance within the circuit; also, it is observed that module coupling 
aggravates the current imbalance that occurs.
Is kc
Fig. 3-15 kc and Is vs U for switching of switch Q2
Depending on the load requirements, a short current spike that will result from 
an imbalanced discharge may be useful in the way of pulse shaping. However, a full 
module’s switch hardware is required to generate such a spike. Effective use of such 
an imbalance is possible, but would require tailoring of the coupling factor and the 
additional hardware requirement; as a result the system is no longer volume- 
optimised.
It would appear therefore that the fourth stage -  which again balances the 
discharge -  should be switched in as soon as possible. O f interest to the designer is 
the maximum allowed time (defined by the system parameters and allowed current 
imbalance) and the duration and magnitude o f the transients that could also occur in 
this time frame. Eq. 3-41 can be used to calculate the allowable time delay.
Fourth switch cycle steady state Fig. 3-13 
No decomposition of M nis required. The matrix
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M 4 =
L\ M\2 M  n M
M 21 L2 M 2i M
m 3. M n Li M
m 41 ^ 4 2 L
3-42
describes the magnetic circuit fully. For a balanced system, analysis o f the equations 
as performed in the preceding sections is performed or Eq. 4-52 can be used to 
calculate
4 R, 16
, k = 4  l ,e  = 4  V
3-43
16
The describing equations o f a full unbalanced system are calculable, but little 
useful information can be derived from them; specific imbalance cases can be 
analysed if  required. Information regarding the sensitivity o f the output waveforms on 
small inductance value deviations can be related to the situation described in 
Appendix B and large value deviations to that presented in the third switch state 
discussion. Numerical analysis can be used to model the system further.
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Fig. 3-16 Overshoot considerations for all the switch cycles
'SNUB_4
'SNUB_3
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3.8.1 Overview
The commutation of an inductive source into a load using high di/dts requires careful 
analysis of the conduction paths and commutation waveforms in order to quantify the 
possible voltage overshoots that could result. This section provides a general analysis 
of each switching transient and recognises the relevant current magnitudes that are 
switched and what current paths are affected, including the effect of possible load 
inductances. The ‘steady-state’ transients are generalised in the preceding sections. 
Here the storage inductors are modelled as current sources.
Each commutation is presented in three stages o f analysis. The first, 
designated by a (i), is the actual circuit showing the components o f concern and 
replacing the switch and the storage inductors with current sources. The second, 
designated by a (ii), is the simplified representation of (i) and establishes the parallel 
paths that are applicable. The third, designated by a (iii), is the final model used in 
each transient examination. Where applicable, initial conditions are shown. Of interest 
to the designer is the magnitude o f any voltage overshoot.
The main overshoot concern is that posed by the load inductance, Ll ; the 
others are ignored or dealt with where applicable. Ll is composed of inductance 
within the load, in the freewheel diodes and mainly in the cables leading to the load. 
This last inductance will be minimised through the use o f co-axial load cables, but a 
finite -  and appreciable -  inductance can still remain if the load is necessarily 
physically removed from the source. This forms the main stray inductance discussed 
in the following sections.
Voltage overshoots can be contained through some form of capacitive 
snubbing or MOV-type protection. This latter is considered a secondary -  and only 
precautionary -  measure. The device that requires protection -  usually a switch or 
device isolation -  has inherent in it some stray or small capacitance. Energy exchange 
between any stray inductance in the conduction path and this capacitance results in a 
maximum voltage across this capacitance. In extreme case where the stray inductance 
is high, this effect requires regulation (for the small output capacitance of an IGBT as 
compared to the expected load inductance, it can be understood that the resultant 
overshoot may be large).
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This regulation is performed through complementing this capacitance with a 
larger-value discrete capacitor (referred to as the over-voltage snubber capacitor). The 
value o f this capacitor determines the resultant voltage overshoot.
3.8.2 Switch cycle overshoot consideration
First switch cycle overshoot considerations
Fig. 3-16(a)
This analysis is aimed at determining the voltage overshoot that occurs across VCE Ql. 
This voltage is effectively that across CSNUB , (with a small spike due to inductance in
the snubber path; this is ignored).
If the inductor current has not yet balanced (this is the case; the balancing 
transient is o f the same time-order as the overshoot transient), this model is still 
assumed to be complete as the average inductor current remains relatively unchanged 
when the magnitude of the current imbalance is comparatively low. Thus the 
assumption is made that the current imbalance transient and this transient are 
independent of one another. It is further assumed that the load current -  and thus the 
load voltage -  is zero at the start of the transient. The diodes DB4 and Dn only 
become forward biased when the inductor voltage vL ST equals ISV . During this time
the switch current is busy falling or has completed falling (assuming a switch 
transient as discussed in section 3.5) and current is transferred to the capacitor. The 
capacitor further controls the voltage rise and the inductor begins to freewheel 
through the load.
As the source current is reduced from the full charge level to zero during the 
switching o f Qx, the parasitic contribution of the ESL within the IS and also of the 
leads leading to the converter (shown as Ls p) is compensated for with the use o f a 
bus capacitor placed close to the converter. This allows the bus capacitor CBUS to be 
viewed as a short circuit for the full parasitics transient (Fig. 3-16(a[ii])).
With reference to (Fig. 3-16(a[iii])), CSNUB , has an initial value of ISV before
this model becomes applicable. The derivation of the single current source iu -  iQX is
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under the assumption the resultant over-shoot (and final voltage settling) is 
superimposed on this initial condition.
Analysis of Fig. 3-16(a[iii]) shows that the capacitor voltage (and thus the 
switch VCE which is the parameter o f interest) response to a step-input current 
waveform (in a Laplace domain representation) equals
v  ( . \ - I j e c _ ___________ R l  +  s L l ___________
C_SNUB\ )  J „  2 D r  1 ’ 3 - 4 4
S L SNUB^  ■*" L SN UB^ '
which appears as a second-order response equation to the step input. However, for
jJ
typical system values the zero at — — is not negligible, and standard voltage
Al
overshoot, rise time and settling time approximations as discussed in [78] are not 
valid. A rough worst-case equation (described in Appendix C) of
Vc_peak — IsrcRl  + Isrc J  r  L » 3-45
V ^  SNUB
can be processed as a quick check. However, accurate voltage overshoot predictions 
must be made through a full transient simulation using a relevant package (Spice is 
used in this project).
Second switch cycle overshoot considerations
Fig. 3-16(b)
This analysis is aimed at determining the voltage overshoot that occurs across VCE Q3.
This voltage is effectively that across CSNUB 3 (with small spikes due to inductance in
the snubber path; this phenomenon is ignored in the analysis). However, the same 
overshoot occurs across VCE Qx as well.
This analysis is analogous to that o f Fig. 3-16(a), with two major differences. 
Firstly, the inductor source iLB remains constant throughout the transient. It is 
represented in Fig. 3-16(b[iii]) by an initial current through Ll and a voltage drop 
across CSNUB 3 and the load of iLBRL as indicated in by V/c . The voltage overshoot
that does occur is simply superimposed on this initial condition. Secondly, it is 
observed that the snubber capacitor CSNUB , of the first switch cycle is in parallel to
CSNUB 3. As a result, these capacitor values are added to form CCOM and the resultant
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voltage transient is likewise reduced. It is desirable thus to reduce the stray inductance 
between the connections of these two capacitors; this is shown clearly in the design of 
the prototype.
Third switch cycle overshoot considerations
Fig. 3-16(c)
This analysis is aimed at determining the voltage overshoot that occurs across VCE Q2.
This voltage is effectively that across CSNUB 2 (with small spikes due to inductance in
the snubber path; this is ignored). This analysis is analogous to that of Fig. 3-16 (a) 
and (b). The same overshoot occurs across VCE Ql and VCE .
All the sources are parallel to one another, the load and the snubber capacitors. 
The inductor source iLB and one o f the iu  branches are constant throughout the 
switch transient. The sources iu  and iQ2 are combined into a single source analogous 
to that of the former section but with an offset equal to the iLB + iu ; furthermore, the 
current iLB + iu  is represented as an initial condition in the load path.
The snubber capacitors have an initial voltage o f 2R L I 0 . The magnitude o f the 
new equivalent capacitance results in a reduced effective overshoot, as the capacitors 
are all parallel to one another and add up to form CCOM as the switching sequence 
progresses.
Fourth switch cycle overshoot considerations
Fig. 3-16(d)
In general this is the important transient as the steady state-offset is potentially the 
highest at this point. The transient must be predictable. The same process as discussed 
in the preceding subsections is used. The same overshoot occurs across VCE Ql, VCE Q3
and VCE q2 .
All the sources are parallel to one another, the load and the snubber capacitors. 
The initial condition is composed of a current o f 3/ 0 through the inductor and a
voltage o f 3R L I 0  across the snubbing capacitors. The magnitude of the new
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equivalent capacitance results in a reduced effective overshoot, as the capacitors are 
all parallel to one another and add up as the switching sequence progresses.
3.8.3 Overshoot snubbing overview
The following points are made in this section:
1. The main parasitic consideration is the load inductance.
2. The snubbing o f this inductance is performed using capacitors.
3. The snubber capacitors combine during the switching sequence, resulting in better 
snubbing for the later switch cycles.
The alternative is to allow for a dedicated load-snubber placed at the junction of 
the load cables and the converter. However, this decision is system specific. A 
distributed snubbing method (as applied here) allows the same capacitors to be used 
as turn-off snubbers, voltage sharers, local-circuit inductance dampers and the 
required load inductance snubber.
3.9 Local loop oscillations
Fig. 3-17 has parts (b) to (d); there are no local loop oscillation concerns for the first 
switching cycle.
With reference to Fig. 3-17(b) and Fig. 3-12(b), as the two branches discharge 
their current in parallel into the load, it is observed that the two branch switches 
Qx and Qi are also in parallel to one another. Excitation of the stray inductance in the
path between these devices results in under-damped oscillations between the snubber 
capacitors and this inductance; the only major damping that does occur is through the 
ESRs o f the devices in the oscillation path. Assuming the worst-case situation o f zero 
damping, the resultant voltage peaks will be equal to
J
(b) (c) (d)
Fig. 3-17 Local loop oscillations
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where the compound capacitance CCOM is the parallel combination o f the snubber
capacitors (assumed equal here), I0 is the commutated current (full branch current at
the time of switching), Lc p is a lumped inductance representing the stray inductance
of this capacitor loop and Vc PEAK is the additional voltage peak that is superimposed
on the existing capacitor voltage (half for each capacitor for equal capacitors). No 
precautions have been taken in the prototype and it is unlikely any additional damping 
will be required in a larger system either as Lc p should be as low as possible
anyway. If damping is required, a damping resistor either in series or in parallel to the 
snubber capacitor will be sufficient. Some damping may occur due to the load (shown 
in dashed lines), but the comparatively large magnitude of Ll effectively shields this 
high-frequency oscillation from the load.
The other occurrences -  those of Fig. 3-17(c) and (d) representing the loops of 
the third and fourth switch cycles -  are similar. A worst-case assumption can be made 
where the inductances are lumped and the smallest capacitor value is taken and Eq. C- 
8  used.
3.10 Opening switch thermal issues
A silicon device is thermally characterised by its thermal resistance Rg, which is used 
for steady-state temperature calculations, and thermal impedance Zg, which is used 
for the approximation o f temperature transients. However, accurate values or models 
o f Zg are generally not available and if supplied by the manufacturer are usually very 
basic and are given as technology specific, not device specific [80].
3.10.1 Device lifetime
Thermal considerations of silicon devices generally fall into two classes. The first is 
concerned with the device lifetime as a function o f its history. This is further 
separated into ‘intermittent operation’, which deals with temperature transients 
concerned with system operation (such as the turning on and off of a converter), and 
‘power cycling’, which is characterised by short thermal excitation times ( 1 0  s or less) 
and generates results concerning short time-span over-excitation o f a device (for fault 
current testing, for instance). Both are concerned specifically with the device lifetime 
and charts are supplied in datasheets documenting an expected lifetime depending on
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the temperature increase. Correspondence with Mitsubishi gives a rough estimate o f a 
lifetime of 300 000 for a transient o f 60°C and 2 000 000 for a transient of 40°C (for 
their trench gate technology series).
3.10.2 Thermal breakdown
The second thermal consideration is that of thermal breakdown, which occurs when 
the device exceeds its maximum rated junction temperature (generally at a value o f 
125°C). This is of distinct importance in this application as it determines the 
maximum charge current per device.
Diodes and SCRs generally have a documented I 2t rating, giving a maximum 
allowable current for a 10 ms pulse excitation. This characteristic is not supplied for 
turn-off devices.
Furthermore, over-current driving of turn-off devices is also device specific. 
GTOs are sensitive to over-currents as the gate cannot turn off anode currents 
exceeding a certain maximum value [74]. IGBTs are sensitive to over-currents due to 
latch-up, although this problem appears to have been solved in newer devices [74].
Analysis o f the thermal transient curves supplied in data-sheets to derive 
general results is possible. The process and an example are given in Appendix D. 
Correlation of this model’s results to a simple RC approximation results in an 
effective device temperature time constant o f around 60 ms. As a check, it is now 
clear why the generally quoted over-drive time is 10 ms. The design of a system using 
the suggested volume models of 3.1 for a charge time of 10 ms results in a system 
volume far exceeding volume requirements. For an exponential charge for a time of 
2 0 0  ms or more, it would intuitively follow that the junction temperature follows the 
charge current as if  in constant steady state. An assumption is made here that defines 
the maximum current o f a device as
AT,
b , = T o ~ '^ e V . v  _ o n
where ATjc =125°C -(T a +ATsa + A7’CS) and the subscripts a refer to ambient, s to
heatsink and c to IGBT package casing.
It is therefore assumed that the device is constantly in a thermal steady state.
A measurable device parameter that supplies information about the junction 
temperature can be adopted to calculate the actual junction temperature. This can be
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the device on-state voltage drop, device threshold voltage, device saturation current or 
device breakdown voltage (not very useful that one) [61]. The usefulness of this in­
time measurement is limited as the parameters are not very thermally sensitive. An 
alternative approach is to model the device beforehand and pre-define a maximum 
allowed current and maximum charge time (this is roughly the approach used here).
Ref. [61] suggests and documents a modelling method through controlled 
tests of an actual device. For the construction o f a final system, this analysis should be 
perf jrmed to accurately determine the thermal response -  and thus the limitations -  of 
the actual device to be used. Appendix D elaborates this consideration.
The result of this analysis clearly indicates that it is not possible to overdrive 
turn-off switches in volume optimised long-charge time systems. A possibility is to 
reduce the device’s junction temperature to allow for a larger allowable temperature 
range during the charge cycle. As the devices would be at ambient temperature before 
the cycle anyway, some active cooling system -  at an extra volume cost -  would be 
required.
The assumption is made here that the maximum current is calculated from 
thermal resistance values and allowable temperature cycles, using the ambient 
temperature as the starting point. This current value may differ from that rated for the 
device. Switch units are further paralleled to allow for the full current rating.
3.11 Opening switch voltage-sharing issues
3.11.1 Foreword
The prime switch requirements for this system are reliability and volume constraints. 
Also, the inductive storage system has electrical requirements quite different from 
conventional converters. Where applicable, this difference is highlighted. No single 
device can match the high power level requirements o f typically 20 kV 40 kA, and 
device serialisation and paralleling is required. This consideration is re-evaluated in 
the final chapter. Voltage sharing between series-connected devices has received a 
great deal of attention [62]-[71]. These methods are presented in a comparative flow­
chart format and discussed further in Appendix E.
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Fig. 3-18 Series sharing strategies
3.11.2 GTOs, GCTs or HVIGBTs?
GTOs
GTOs are high-power devices. They are characterised by high-power gate-drive 
requirements (typically more than 2 0 % of the device current rating), large snubber 
requirements and slow switching times. They are used where turn-off devices for 
frequencies less than 1kHz are required. Mitsubishi markets a device rated at 6  kV 4 
kA [72]. References [62] and [63] document voltage-sharing methods of 2-level and
3-level device GTO converters respectively. The voltage sharing is achieved through 
careful design and matching o f the gate drive circuits, GTO device matching and large 
passive snubbers. Both references provide practical measurements. Ref.[64] 
documents a conceptual design of a series-stacked GTO-based CSC (controlled series 
capacitor) application; device and gate-drive matching and snubber capacitors are also 
used.
IGCTs
Reference [65] compares the performance of high-power IGBTs (HVIGBTs) with the 
performance o f IGCTs in a 250 Hz / 500 Hz traction application. Steffen et al. 
consider IGCTs to provide superior performance for systems rated at 300 kVA -  10 
MVA where no device serialisation is required (Steffen documents that equivalent 
system ratings using HVIGBTs prove less reliable). This article also states that ‘the 
simple and robust series connection of IGCTs will extend the power range ... to
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several hundred megavoltamperes’, although this claim is not substantiated. IGCTs 
are manufactured with dedicated gate drives and as a result no gate-control algorithms 
can be implemented. It appears therefore that serialisation o f the devices will need to 
be performed through some passive method (although this facet has not been further 
researched); the resultant volume increase compared to the HVIGBT equivalent is 
appreciable.
Mitsubishi markets a 4.5 kV 3.2 kA device [72], This technology, despite its 
promise, is not considered further.
HVIGBTs
The recent availability of very high-power IGBTs with ratings o f 6.5 kV 600 A means 
that IGBTs, or HVIGBTs, are a definite contender. IGBTs are characterised by simple 
gate drives, low snubbing requirements and fast switching. Furthermore, it has been 
documented that successful device serialisation through gate control is possible, with 
little or no volume increase of the driver itself. So, although the device count itself is 
higher than contending devices, the total switch volume is potentially lower. A 
technology comparison table for a 500 kJ system is given in section 5.9.
Furthermore, device paralleling is still an issue. NPT IGBTs have a positive 
temperature coefficient and can be easily paralleled. GTOs and GCTs, however, are 
bipolar devices with the related negative temperature coefficient problems.
3.11.3 Suggested voltage-sharing method
Appendix E presents and discusses the relevant voltage-sharing methods currently 
being used in industry and also those that are relatively new and not widely applied 
yet (in particular the active gate-control methods).
For the prototype, robust capacitor-only snubbing is performed.
Fig. 3-19 displays the effective sharing hardware used for a 3-element switch. 
The capacitor value is chosen to compensate for the maximum expected switch delay, 
tdel . This value is associated with a maximum allowable voltage difference between
the highest VCE and the lowest, referenced as VDIF. The delay tdelay must incorporate
switching differences of the devices themselves, delays caused by the gate drives and 
potential control delays. A worst-case assumption can be made that adds the full 
device switching time to tdelay and afterwards assumes the switch switches
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instantaneously; this makes the capacitor value effectively independent of the device 
switch waveform. Thus tMay = tconlroller + tdriver + tQ off.
Fig. 3-19 Three-device serial connection
For long commutation times, this approach is impractical and device 
waveforms will have to be brought into consideration. Assuming worst-case 
assumptions, however, the required capacitor value per device can be calculated with
3 _4 8
Q VDIF
where IQ is the current the device is conducting at the time of commutation. If one
device was to switch, say Qx, and then the other two only tdday later (this is the worst
case situation), then the respective voltage differences between the devices would be 
VCE 2 -  VCEI = VDIF and VCE 3 -  VCEl = VDIF. It is clear therefore that the value o f the
required capacitor is independent o f the level o f serialisation. This capacitor value is 
calculated independent of any other snubbing capacitor requirements (such as turn-off 
or over-voltage snubbing).
The voltage-sharing method employable on a 500 kJ system will invariably 
have to assume another form, however, as the additional volume requirement of the 
snubber capacitors is excessive. Many different sharing methods have been proposed 
in the above sections. In order to choose the one most applicable to this project, let us 
re-examine the required switch behaviour.
The switch requirements o f the XRAM topology allows a very protracted 
switching cycle as the system switches only once per cycle (every 10 s). As a result, 
switching losses can substantially exceed those allowed for standard topologies 
(assuming that sufficient thermal control is exercised). Using the active gate control 
scheme with separate voltage references that are slowed sufficiently to ensure stable 
and controlled transients should result in a solution that requires no additional volume 
when compared to a standard gate drive circuit. An additional advantage o f this is that
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the slower expected di/dt’s reduce the effect of the parasitic inductances on voltage 
overshoots.
3.12 Inductor fringe fields, construction and other issues
3.12.1 Back-end transfer efficiency
A number of considerations regarding the inductor have been omitted, for various 
reasons, in this research. Back-end transfer efficiencies are highly dependent on 
discharge times and on the inductor construction geometries. This is dealt with in Ref.
[9] and requires in-depth specific case analysis.
The research presented in this thesis aims at the broader issues o f system and 
as a result no special-case analyses are attempted.
Ref. [9] uses FEM analysis on single layer PCC and JRC-type Brooks coils. 
The result is important -  for PCC coils the transfer efficiency is less that 80 %, 
excluding the DC losses. It is clear therefore that this research is a required facet o f 
the full system design. The application of multiwinding coil of a modular system will 
increase this efficiency significantly; the losses were mainly due to the storage fields 
coupling with the transverse PCC plates used in the analysis of [9]. This situation is 
not applicable to multi-layer coils.
3.12.2 Fringe fields
Furthermore, the effect of the inductor fringe fields or indeed the use o f the inductor 
core as storage space is not considered here (it is assumed that the inductor core is 
empty). Ref. [10] does, however, state that ‘in experiments, we never encountered 
EMI that could not be coped with by conventional methods’. Also, Refs [10] and [12] 
(Soreq’s work) do consider the inductors air-core as storage space.
As the switching transients need not be too fast the main danger is not EMI, 
but the unpredictable effect of a substantial magnetic field (effectively DC) on other 
components. No literature has been found that documents the effect of this on solid- 
state switches, for instance. Its effect on vacuum-type switches is well understood and 
can be compensated for. This is clear from the VS placement in an effectively field- 
free (or at least parallel to the direction o f charge flow) that is required in a high 
energy installation. However, the complex construction and charge flow paths o f 
IGBTs or equivalent switches may render this precaution ineffective. Ultimately, this
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phenomenon is not well understood and still requires dedicated research. This is 
further discussed in Chapter 8 .
A number of specific literature cases exist where the fringe field, as opposed 
to its effects, is directly addressed and compensated for. Kanter et al. themselves 
suggest an alternative storage device composed o f 4 rectangular winding area 
inductors arranged in a toroidal pattern. The design is not implemented. Ref. [18] 
documents the construction of a very high-energy toroidal-type coil composed o f 6  
removable segments; the fringe field is theoretically zero and sufficiently close for 
practical purposes. Its volume, however, is excessive.
Magneto-motors product [38] documents the construction (and successful 
operation) of a six-module system utilising six coupled inductors standing upright in a 
hexagonal formation. No EMI or H-field problems were documented.
3.12.3 Different inductor geometries
In order to retain generalisation of the volume module documented in the following 
chapters, Ref. [60] documents the effect o f inductor geometry on Eq. 4-26. This is 
reproduced in the form suggested in Ref. [60] as
2
where m is the conductor mass and denmelal is the material density used here in this 
form to avoid possible parameter confusion. This is the equation (in its easily derived 
volume form) used by Soreq. The param eter/is a inductor type modifier and is listed 
in Table 3-1.
Table 3-1 Coil type vs shape factor
Coil type Shape factor f
Brooks 1
Solenoid (single layer) - 0 .1
Toroid ~ 0.3
It is clear therefore that, while the use o f an alternative coil-type will result in 
increased system volume, the continuous volume computation method proposed in 
section 4.3 is still valid, provided the relevant shape factor is used.
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3.12.4 Isolation issues
For a modular system using coupled inductors* it may be required for two adjacent 
conductors to experience a potential equal to the full load voltage. This is undesirable 
but unavoidable in well-coupled and balanced inductors o f a Brooks coil 
configuration. The solution is to ensure that sufficient isolation exists between the 
conductors. This will invariably result in additional volume requirements for the 
inductor and will require careful inductor construction.
Thus, despite the fact that the system volume is theoretically independent of 
volume number, practical construction issues will require the module number to be 
kept as low as possible. This is used as motivation for decisions made in section 3.3.
3.12.5 Construction issues
It is shown in [10] that an inductor o f a volume-optimised system using a Brooks coil 
is sufficiently strong to retain the full laterally directed pressure that occurs in the 
device when fully charged. Thus construction issues concerning device strength are 
not a concern. Eq. 4-57 for the 500 kJ inductor described in section 5.9 shows that a 
temperature rise in the inductor o f 6  K per shot can be expected. If the system is to be 
fired repetitively, some form of heat-transfer hardware may need to be incorporated 
into the device; this will invariably increase device volume and complicate the 
construction issues.
3.13 Diode requirements
Power diodes and SCRs are typically supplied with an I 2t rating, which relates to the 
maximum current allowed for a certain time span, typically given as 10 ms. This time 
span relates almost directly to that expected for a typical ETC system’s discharge 
cycle as it is only during this cycle that the diodes conduct. This rating is thus well 
suited in determining diode current requirements. Furthermore, it is clear why 
capacitive systems -  which conduct high currents only during the discharge stage -  
have comparatively simple switch requirements.
It can be observed through analysis of Fig. 3-12 that the highest hold-off 
voltage requirement (excluding overshoot) for any of the diodes is half of the load 
voltage for any switch cycle. It is observed, however, in section 6.7.7 that the diode 
voltage may exceed these values due to unmodelled effects (in particular the storage
Circuit Analysis of the XRAM Topology 3.13 89
Stellenbosch University http://scholar.sun.ac.za/
inductors’ stray capacitance) that result in resonance of appreciable magnitudes. 
These effects should also be sufficiently catered for.
Diode forward recovery voltage peaks may play a role during switch transients 
as the voltage spike they produce will be superimposed on the turn-off switch during 
commutation; this phenomenon is relatively unpredictable. CAL (controlled axial 
lifetime) diodes are used in the prototype to minimise this effect.
3.14 System control, controllability and measurement issues
The primary control of a system incorporates the correct switching o f the modules at 
the correct time and fault level handling. Secondary control considerations 
incorporate such things as isolator control and IS battery recharging and are not 
considered here.
The module switching times can be either predetermined or triggered through 
a current feedback measurement; implementation o f this is under the discretion of the 
system designer. The first method is possibly the most robust but charging cycles of 
the same system may change from shot to shot due to IS depletion or component 
heating. It is possible that the load is not effected by small transferred energy 
deviations; these considerations are system specific and not incorporated into this 
research. The use o f a current feedback measurement is an alternative but requires the 
extra hardware and is prone to the normal noise and other issues related to 
instrumentation. This is however the method adopted in the prototype (with a 
software watch-dog in case the charge cycle persists for too long).
Measurement issues are also a concern and are required in the prototypes and 
the final product to monitor system performance. However, the voltage and voltage 
rise times are not impossibly high. Commercially available probes and 
instrumentation is available for measuring voltage levels o f 20 kV and higher (with 
the respective voltage rise times).
The current sensor requirements may be an issue as the long front-end charge 
time can be approximated as a very low frequency -  possibly 1 Hz or even DC. Thus 
an appropriate low-frequency or DC measurement device is required. The use o f a 
detection resistor may be limited as the relevant currents are high. This design facet 
was not followed further in this research.
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3.15 Fault protection
3.15.1 Charge cycle abort
It is possible (and probable) that a system may be primed but not fired. As a result, the 
energy stored in the inductors must be redirected into a dummy load. During such a 
time it is important that the actual load is in no way initialised.
For the standard XRAM topology this is possible through the inclusion of two 
CSs, both rated equal to the already utilised CSs. References is now made to Fig. 3-2. 
The first CS must be included in series with L4 to protect the load from initialisation 
as L4 discharges. The next CS must be connected in series with the dummy load; this 
dummy load set is connected before the other additional CS (just after L4) and the 
return path is connected just after OS,.
For the modified XRAM topology it is obvious from Fig. 3-4 that a full 
complement of 4 CSs is required to isolate the load, and then an additional CS to 
include the dummy load. Thus the advantages o f the modified XRAM topology fall 
away if this type o f load-abortion mitigation is required. Alternatively, however, use 
o f the modified XRAM topology for ETC loads requires some form o f load protection 
anyway, most probably in the form of a spark gap within the capillary itself. If the 
initialisation voltage of this spark gap is kept high enough (which should not be a 
problem) to be above the highest expected voltage across a full dummy load 
discharge, then only the dummy load CS is required and the modified XRAM 
topologies volume advantage is retained.
3.15.2 Load failure during discharge
Load failure during discharge is classed as either open-circuit failure or closed circuit 
failure. Either one could result in the other if  arcing or heat explosion results.
Use of the dummy load during a short-circuit failure in such a situation would 
require commutation out of the load into the dummy load through the use of a full 
rating OS in series with the load. In this case, a non-reusable switch such as a solid 
conductor explosive switch or circuit breaker would be sufficient (the switch need not 
be fast). Alternatively, for short-circuit failure, an option would be to allow the system 
to discharge into its own ESRs. However, thermal stability o f the switches in such a 
case could not be guaranteed and switch failure may result.
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For load open-circuit failure, the dummy load actuation would necessarily 
have to be fast enough to avoid extreme over-voltages; this is potentially a problem.
It is clear therefore that load failure is a serious consideration for an inductive 
storage PFN, and could result in full system failure as well.
It should be stated that this is not the case for a capacitive system in most 
operating conditions.
3.15.3 Device failure
Device failure can occur through breakdown of the inductor isolation, IGBT failure 
(IGBTs failure is characterised as short-circuit failure) or diode failure (also short- 
circuit failure) if  the failure is voltage induced. Current-induced failure may result in 
the device’s explosion and a resulting open-circuit failure of the specific switch.
With reference to the modified XRAM topology, if  any of the OSs fail as 
closed circuits (except OS/), the topology still retains some functionality, but loses the 
pulse shaping abilities of that specific module. A slow-blow type fuse is required in 
series with the IS to avoid system failure. Open-circuit failure o f an OS will result in 
effective commutation of the effected module (current freewheel through the relevant 
diodes) and should not affect any o f the other modules. Open-circuit failure o f the 
diodes could result in other switch failure if the paths are required for inductor 
freewheeling.
A default fault mode can be thus be defined if  the system malfunctions.
1. A low-resistance dummy load is switched in.
2. Switch Qx is turned off and the other switches are kept conducting. This will result 
in a low load voltage and an acceptable discharge time.
3. If an OS fails into an open-circuit state, the discharge paths are still stable. If a 
diode fails under these circumstances, arcing will result.
3.16 Summary
This section presents the standard XRAM topology and suggests and analyses a 
modified version that requires fewer active switches and results in a lower switch 
volume. The only additional modification the use o f this modified topology requires is 
that some form of load protection must be incorporated, necessarily within the load if 
the load is an ET capillary.
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It is shown in section 3.3 that a volume-optimised system necessarily requires 
balanced inductor modules; this assumption is made throughout the circuit analyses. 
Section 3.3 shows that stable discharge states (where stable is defined as equal 
discharge gradient in all the modules) require that all the discharge branches are also 
balanced. A 4-module version of the modified XRAM topology is analysed and it is 
shown that the circuit will function as expected. O f interest is the fact that switch 
protection circuitry (the over-voltage protection circuitry) need not be duplicated for 
each switch as the switches appear in parallel when switched and share the protection 
circuitry.
A number o f special-case considerations have been singled out and general 
descriptions constructed; none are serious or hamper the overall functionality of the 
circuit, however.
One of the most important difficulties with inductive storage -  that of the 
thermal excitation o f the turn-off switches -  is discussed, with focus on the 
application of solid-state switches. It is made clear that the thermal properties o f these 
switches is not well defined in industry and that applicable switches need to be tested 
individually to determine their limit criteria. A simple thermal model is discussed in 
this chapter and it is considered best to not use the switch above its rated current.
As an actual ETC application will invariably require high-voltage switches -  
on the order o f 20 kV -  device serialisation will become necessary. This consideration 
is also covered in this chapter. Lastly, a number of system considerations -  namely 
control, measurement and fault-level handling -  are presented.
For the modified XRAM topology to be applicable to this application, it has 
been shown that it is required for voltage hold-off to be incorporated within the load 
so that current does not flow through the load during the charge cycle or during pre­
fire system failure situations. If this is not possible, the standard XRAM topology 
should be used.
Fault mode handling has also been discussed. It is clear that inductive storage 
systems are not very forgiving during fault situations. If a fault occurs, it is likely that 
the current stored in the inductors will either persist long enough to thermal stress the 
conduction paths, or if  the current is interrupted, will result in a voltage high enough 
to result in isolation breakthrough. It is again stated that capacitive systems are 
effectively open-circuit safe, a distinct operational advantage.





The volume optimisation of an inductive storage PFN involves the optimisation of a 
number of interdependent sub-system parameters. Refs [10] and [12] document a 
system design method. This method is assumed in this project (referred to as the 
continuous model) and is documented here. Where applicable, attention is drawn to 
where changes or additions to the model of [10] have been made. The continuous 
model has a number of shortcomings; they are identified and a discrete model is 
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Fig. 4-1 Sub-system identification
The five subsystems are shown in Fig. 4-1. The prime power source (shown as 
the generator) is used to charge the batteries. This sub-system is not included in the 
design process. The intermediate storage, or IS, is composed of batteries. The 
switches (the opening switches and diodes of Fig. 4-1) form a sub-system and are 
composed o f high-voltage IGBTs or HVIGBTs and discrete diodes. The inductor is 
used as the pulse-forming stage of the circuit and converts the energy delivered from 
the IS to a form acceptable to the load. The load is approximated as a resistor. This
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design utilises a 2-stage system involving firstly the transfer o f energy from the IS to 
the inductor (defined as the front-end) and secondly from the inductor to the load 
(defined as the back-end). Dimensioning of the prime power source is not considered.
This chapter identifies the parameters available to the designer, defines and 
discusses the parameter relationships, presents a volume model and discusses and 
motivates the assumptions that are made.
4.2 Sub-system param eter identification
4.2.1 IS, Battery model
Ref. [10] defines the battery power density s b p  as the maximum power delivered to a 
matched load divided by the device volume. The generalisation of requiring a 
matched load is avoided by redefining s b p  as the device open-circuit voltage 
multiplied by the device short-circuit current divided by the device volume. The 
battery peak power SBP is defined (both in [1 0 ] and here) as
S g p  — s B p B a t t y o L  j  4 - 1
where BattVOL is the battery unit volume. The total IS volume is equal to both
I S v o l  =  N P N s B a t t Vo i  ■> 4 - 2
which is composed o f a bank of batteries o f NP parallel units and Ns series units or
rc _  S/sp
v o l  ~  > 4 - 3
S BP
where Sisp is the peak power of the whole IS and s b p  is continuous and specific to a 
battery technology. Use o f the variable sBp makes the IS volume a continuous function 
o f Slsp. This is utilised in the continuous volume model described in section 4.3.3.
The IS equivalent series resistance ISESR, IS short circuit current IS, and IS 
open-circuit voltage ISV can be derived from Eq. 4-3 by initially assuming a value o f 
one o f these factors. In the discrete volume model discussed in section 4.5, the battery 
open-circuit voltage BATTV is assumed and the other factors derived from s BP. The 
battery model is shown in Fig. 4-2.
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ISvOL
^ B P =  SB P * ® V O L
Fig. 4-2 IS model
These parameters are all dependent on a number of factors involving the 
device’s history. This is taken into consideration by defining limits -  open-circuit 
voltage, temperature and energy discharge maximum -  and by further assuming that 
all operation takes place within these limits.
4.2.2 Switches: HVIGBTs (turn-off) and diodes (turn-on) volume model
For device volume optimisation the important parameters are: unit volume, device 
protection circuitry volume, gating unit volume, switch maximum voltage, switch 
maximum current and unit heat sink requirements and heat sink volume. Other 
considerations, such as efficiency, electrical stability and switching behaviour, are 
dealt with in the relevant sections.
The current-carrying capability o f a silicon device during conduction 
(excluding switching considerations) is determined by four factors: the duration of the 
conduction time, the magnitude o f the current, the devices on-state voltage and the 
devices thermal impedance characteristic ([74] pp. 731-743). In order to take 
advantage o f the thermal capacity o f the device and for a device to conduct more than 
its rated current, the conduction time should be appreciably less than the device’s 
thermal time constant (discussed in the previous chapter). As this is not the case (refer 
to section 3.10), a conservative estimate of allowable current over-driving is assumed 
here.
That is, the device is assumed to be in its thermal steady state immediately 
following power excitation. As a result, the device has a maximum current determined 
by the maximum allowable temperature difference above ambient ATjs (where
ambient in this case is the heat sink temperature), instantaneous power dissipation
Volume Optimisation Concerns 4.2 96
Stellenbosch University http://scholar.sun.ac.za/
during conduction Pcond and steady-state thermal resistance Rg . Depending on the 
charge cycle length tCH, system front-end charge time constant tConsl, the firing 
repetition rate and required charge current maximum I ^ q , the average power
dissipation can be calculated.
From this, the relevant heat sinking requirements are determined and the 
relevant heat sink volume according to the applied technology. The full volume per 
switch unit, QVOL, is calculated with the addition of the switch volume, gate-drive 
volume, sharing hardware volume and heat sink volume.
4.2.3 Inductor Volume Model
The inductor is composed of electrically modular units that are magnetically 
incorporated into a single device. As a result the final device will be a single coil with 
isolated taps running to the switches and the load. The inductor is a Brooks coil ([73] 
p. 90) where the name is used to describe the inductors specific geometry. This 
geometry is suggested in [1 0 ] and [1 2 ].
A Brooks coil allows the maximum inductance for the shortest length of 
conductor (thus the maximum time self time constant vt). It is characterised by its 
physical dimensions that are related as follows: its outer radius is double its inner 
radius and its height is equal to its inner radius. This is shown in Fig. 4-3.
Discrete inductor volume model
For a pre-defmed ESR, the Brooks coil results in the maximum achievable inductance 
for the minimum inductor volume. Grover [73] p. 93 gives the equation
V
4-4
,ST -  ~ i u * 0
7T~iS i
=5xl 0~s —
to describe the relationship between the dimensions o f a generalised rectangular 
winding-area inductor and its self-inductance Lst- The factor I is the conductor length, 
c the inner radius, a the mean radius, 8 the conductor diameter and Po, a
c
dimensionless constant dependent on the value o f c and a. For the Brooks coil, —  is
2  a
equal to 0.333 and Po equals 17.107.
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a = 1.5c
Fig. 4-3 Brooks coil dimensions
Having calculated the required LESR TOT of the inductor in the optimisation 
protocol (discussed at a later stage), the equation
L f.s r  t o t  '  f t
1 =
£
v 2 y 4-5
P m eta l
is substituted into Eq. 4-4 to obtain




where pmetai is the metal resistivity. Thus with the required inductance Lsr and
required ESR LESR T0T we are able to calculate the required conductor diameter. From
this the required winding number and inductor volume can be calculated from the 
equations
jV = 174- -•ST 4-7
and
Lvol = 4 t t - N 2 -8 \ 4-8
with Lvol the full inductor volume including the central air-core. Eqs 4-6 to 4-8 are
used in the discrete model presented in section 4.5. O f importance is that with an 
input o f inductance and inductor ESR, it is possible to calculate the full inductor 
volume.
Not taken into account is the required isolation compensation. This is 
important as for a modular inductive, inter-winding isolation needs to be the full load 
voltage, which is on the order of 20 kV. This can be incorporated into the design at a
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later stage with the use of a first-principles inductance design calculation (which also 
serves as a check) described in section 4.2.5.
Continuous model inductor volume model




c = 13.14 -Lst1S5 , 4-10
where it is observed that the volume is directly related to the dimension c. Combining 
these equations with those of the discrete model gives an alternative volume relation 
(documented in [1 0 ]) as
Eq. 4-11 is used in the continuous model of section 4.5. The value of K  differs from 
publication to publication ([10], [60] and [73] p.101); this is discussed in 5.1.1.
Neither o f these models incorporates isolation thickness considerations.
4.2.4 Inductor Electrical Model
System modularity is required in order to allow for sufficient pulse shaping. The 
volume model is necessarily a function of this modularity. It is in the designers 
interest to quantify this dependency. The following discussion presents the electrical 
model of the modular inductor.
Chapter 3 analyses a 4-module modified XRAM topology. It is observed that 
each discharge state is fully described by the load resistor value, the inductance matrix 
M4 and the stages initial conditions. This section generalises this matrix to 
incorporate n modules.
The full inductor value LST is the sum of all terms in the M„ matrix. This 
value is required for the volume optimisation procedure discussed in section 4.5 and is 
calculated from Eq. 4-53. It is intuitive however that a normalised Mn can be 
developed, independent of the actual value of the inductance.
'ESR TOT
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From the pulse forming perspective, the calculation of the required M n is
performed from the analysis of the desired electrical discharge pulse form. This is 
understandably complicated for a highly modular system. Fortunately, the 
requirement o f a balanced system simplifies this process. The analysis presented here 
is initially generalised to n modules, however, and does not assume balancing.
The descriptors used are described as follows. In a system with n modules, the 
maximum number of discharge states is equal to n (sequences from the full series 
discharge till the full parallel discharge). In state n there are also n branches (equal to 
the number of modules in full discharge configuration). The descriptor m is used to 
represent a single discharge state where 1 < m < n ;  in the discharge state m there are 
also m branches. The descriptors p  or q are used to represent a single branch in the 
discharge state m, where 1 < p ,q  < m .
Each discharge state m represents a new inductor configuration and a 
recalculation o f the discharge equation. The diodes are included in Fig. 4-4 to indicate 
that there is no electrical energy transfer between modules; all the diodes are assumed 
to be conducting throughout the discharge cycle. The branch ESRs are ignored at first. 
This assumption is revisited in section 4.5.5.
In Fig. 4-4 it is clear that
-Vfa* =vi = v 2 = -  = vp =... = v„, 4-12
where m is the current discharge configuration, also equal to the number o f branches 




]D + M 2 b +. . .  + L„ —2- + ... + ,
1,p dt 2'p dt p dt m~x'p dt
dim , , ,  dim 
+ M mn —  , 
m’p dt
4-13
describes Eq. 4-12 for v . Rewriting Eq. 4-13 for branches 1 < p  < m results in m
equations o f the form of Eq. 4-13 that can be incorporated in a matrix format 
described by
~R l







M „ - u
•
h
1 ••• 1 1 }m_ M P , .
•
In,_  fft _
4-14
Volume Optimisation Concerns 4.2 100
Stellenbosch University http://scholar.sun.ac.za/
where p  and q equal m and L, = M U,L2 = M 2 2 Lm = M mm. Alternatively, this 
equation can be written in a standard form
X , M u  ■" M , n_1





M nn i M nnp,q- 1
4-15
where Bm is the square ones matrix o f order m from Eq. 4-14 and im is the vector of 
the currents i],i2,...,im.
Fig. 4-4 Parallel discharge equivalent for state m
Assuming that a solution to Eq. 4-15 exists, a general solution of the form
B,
'* -Kbm) f ° r —t <  tm+\ ’ 4-16
where
hood (0  = Z  (0  f ° r L +l » 4-17
describes the full discharge relation for the m-state configuration. Im(tm) is the initial 
condition vector at the start of the transient at time tm and Mm and Bm are the relevant 
inductance matrix and ones matrix.
In order to generalise this, the full solution is written as
Z ii ( ') =l'i ( ') / ° ', *i ~ t < l 2
iload(t) = \ ' Z i’n(t) f ° r t m ^ t < tm+1 > 4-18
^ ] i  n(t) f0r t n < t < CC
where n is the full number o f discharge configurations. The inductance matrix Mm 
changes for each configuration. However, M„ can be decomposed (by the addition of 
the relevant terms) to generate any of the other discharge states’ inductance matrices.
The entire discharge profile can thus be fully predicted by defining a single 
required inductance matrix M„. Furthermore, the requirement o f a balancing this
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inductance matrix simplifies the normalised inductance matrix until it is composed of 
only a diagonal of 1 ’s and the rest of the values as equal but necessarily less than one.
4.2.5 Inductor Magnetic model
Using the optimisation method discussed in section 4.5, the full inductor dimensions 
(Brooks dimension c, conductor diameter S and winding number N) are determined.
The Brooks coil geometric relations do not need to be exact to obtain 
maximum inductance [56], As a result, once the conductor type has been chosen, a 
relevant winding configuration dependent on the winding number and number of 
isolated modules can be chosen. Once this is performed, the whole inductor o f N  
windings is described by a characteristic square inductance matrix MN of order N.
Each term in this matrix is the mutual inductance of a single winding in the 
inductor to another winding o f the inductor. Quantifying these values with the use of 
analytical equations as described in [73] becomes very complex. Alternatively, a 
numerical method using the Biot Savant law in its current stick representation [75] 
can be used. This is described in Appendix G.
M n can be decomposed (described in Appendix G) to generate the required 
inductor matrix M„. The execution o f this process is greatly simplified by assuming 
that M n is balanced. The coupling
in such a system is equal (or as to close to equal as possible) for all module numbers p  
and q, where p * q .
The design process can therefor be summed up in three steps.
1. Firstly, the normalised inductance matrix M„ is calculated knowing only the 
required module number and that the system is balanced.
2. Secondly, the required full inductor value LST and inductor dimensions are 
calculated from the volume module.
3. Lastly, the inductor can be correctly configured through processing of M„. This 
calculation has the added advantage of also double-checking the exact inductance 
value achievable and allows for the inclusion of the relevant isolation.
M
k. 4-19
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4.2.6 Load Model
An analysis of the ETC load is given in section 2.4. It is observed that the discharge 
current in an ETC load using an inductive source (with apparent inductance seen from 
the load side as LAPP) decays in a finite time of
t _ Lapp
DECAY ~  „  • 4 -2 U
C^EJC P
This project uses the expected discharge time of tDECAY as a design criterion, 
where the required back-end inductor value (assuming full parallel discharge) is 
determined according to Eq. 4-20 where tDECAY is required and Rp and aErc are
approximated. This research assumes a value of aErc~  1; a non-unity value for aETc is 
trivial to incorporate into the design procedure. Furthermore, the peak resistance 
approximation RP is assumed to be equal to an actual resistance of value 100 mQ for 
an ETC load [10]. It is assumed that this load resistance remains constant at this value 
throughout the discharge cycle; the load is further referred to as Rl- Also, it is 
assumed that pulse forming -  and thus modular storage -  is required. The level of 
modularity is discussed in section 3.3.
Examination o f the continuous model of section 4.3 shows that no back-end 
paramaters ( R l , a  e t c , t  d ecay o r  L a p p )  play a role in the volume optimisation 
procedure. However, practical construction concerns o f the sub-systems according to 
the discrete model of 4.4 may require some component re-configuration as a function 
o f o-etc (with no change to overall volume, however).
4.3 Continuous volume model
4.3.1 Model overview
The continuous model describes an analytical volume relationship between the IS and 
the inductor that allows for a full system volume characteristic equation. This is 
considered one of the prime design requirements o f this project.
An existing model that allows for the optimisation of a single stage system 
with switch volume and switch effects excluded is described in [10] and [12]. Full 
understanding of this model is required as it influences and is influenced by a number 
o f design decisions that need to be made. In particular, the model does not fully 
describe practical system ratings (such as actual IS configuration, back-end pulse
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shape matching, the effects o f system modularity and sensitivity to switch on-state 
voltage drop, which is observed to be non-negligible).
results and can be used in conjunction with the discrete model discussed in section 
4.4. Section 4.3.2 briefly discusses the results documented in [10] and [12]. Section 
4.3.3 expands this model; attention is drawn to where alterations are made.
4.3.2 Existing model
The continuous model adopted in this research is that proposed in [10]. A number o f 
assumptions have been made in [10]. These are listed here.
1. The coil is of aluminium and operates at room temperature.
2. The maximum stress in the coil is below the tensile stress strength.
3. The prime power and the external load impedances (IS and inductor ESR) are 
matched: ISesr = L esr t o t -
4. Interface resistances and inductances are neglected.
5. IS (or battery) maximum delivered power SBp is proportional to its volume ISvol 
in the relation Sbp = sBp x ISvol where sbp is the specific power o f the batteries, or 
battery power density. The specific power is defined here as the maximum 
deliverable energy to a matched load; this is different from that used in this project 
as discussed in section 4.2.1.
6 . The charging time is t CH  = 2x t const, where tcons, = x,/2 = L S t /  ( 2 x L ESr _ tot) -
Incorporation o f all of these constraints including the volume equation description
given in [60] where p ai is the resistivity of aluminium and xi the Brooks coil time 
constant leads to a volume equation o f the following form (from [1 0 ])




V =Y VOL TOT (l + yO> 4-22
where
4-23
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and the other components are constants (described at a later stage). The electrical 
model of the described circuit is shown in Fig. 4-5.
Fig. 4-5 Front-end circuit 
4.3.3 Continuous model expansion
The above model is reproduced here. Some changes to this model are made by the 
author. In particular, assumptions 1, 3 and 6  of the above section are incorporated into 
the design procedure and it is observed that the results can be generalised.
The new assumptions can be reduced to include only the following:
1. The maximum stress in the coil is below the tensile stress strength.
2. Interface resistances and inductances are neglected.
3. IS peak power S!Sp is proportional to its volume ISvol by the relation 
SBP = s BP x ISVOL, where sbp is the specific power or power density o f the battery
technology defined as BATTV x BATTi (open-circuit voltage and short-circuit 
current, assuming no load) divided by the battery unit volume. This is different to
[10] and is purposefully done to include the effect o f the front-end ESR relation.
The IS peak power as defined in Eq. 4-3 can be written as
IS 2
S isp — - . 4-24
i s ESR
Equating LESR = kn x ISESR with kn a dimensionless ESR modifier, the energy stored 
in a coil at time ten can be derived as
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where ——  = r , . Eq. 4-21 using [73] gives
I  ESR
T, =




for any metal. Substitution of Eqs 4-24 and 4-26 into 4-25 gives a relation (with some 
rearrangement) of
2/
CC — ISyOLlyOL , 4-27
where
a _  ^ E s t o r e d P  metal +  O '
sB/,3.96xl0~8 A:n
l -  exp CH 4-28
V Co/w/ /  y
The designer is interested in finding the total combined volume V O L to t  
defined as
VOLtot — ISVOL + Lvot. 4-29
Rearrangement o f Eq. 4-29 using Eq. 4-28 gives
VOLtot = a ^ l  Ars +Ar s I, 4-30
. .  ISVwhere Xr is the ratio ——  (this is very similar to that o f [ 1 0 ], with only one or two
W o l
changes as described).
Some general results from the continuous model are now given.
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4.3.4 General results from the continuous model
Inductor and IS volume relation
By differentiating VOLTot from Eq. 4-30 with respect to Xr
4-31
and equating the result to zero, it is observed that a minimum or maximum occurs at 
Ar = 1 .5 . The second derivative of Eq. 4-30 gives a positive value at Xr =1.5 
(assuming a  > 0 ), which indicates that a volume minimum occurs when I S v o l  = 
1 . 5 x L v o l  independent of all the other factors. This result is also obtained in [10].
Lesr and ISesr relation
Rewriting Eq. 4-30 with kn as the subject gives
where the /  designates some function derived from Eqs 4-28 and 4-30 that does not 
include kn as an element. Differentiating Eq. 4-30 and equating the result to zero 
achieves a volume minimum or maximum at
The second derivative of Eq. 4-30 gives a positive value at kn = 1 , which indicates 
that a volume minimum occurs at kn - 1  independent o f the other parameters 
(assuming a  > 0). Thus a volume minimum occurs when the front-end is power- 
matched. This result is assumed in [ 10] but is formally proven here.
General observations
A volume minimum occurs at E s t o r e d  —+ 0, pmetai —* 0, tconst —* 0 and tCH—> °° and sBp 
—*■ oo independent o f one another and of the other parameters.
4.4 Discrete volume model
4.4.1 Shortcomings of the continuous model
There are two disadvantages posed by the continuous model.
4-32
4-33
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Firstly, the continuous nature of s BP in the continuous design algorithm may 
result in implementation problems in a practical system as system particulars such as 
inductor or IS configurations are not taken into account (along with their practical 
implications). These effects are demonstrated in Chapter 6 . It is possible to determine 
these parameters from the continuous model but only as a post-optimisation 
calculation.
Secondly, and more importantly, is the effect o f the switch on-state voltage on 
the design process. It is shown in 5.2.1 that the switch unit volume does not influence 
the volume optimisation process and that system modularity does not affect either the 
inductor, IS  or switch volume. However, the switch on-state voltage Qv ON does play
a role on the system volume. In order to incorporate this effect into the continuous 
model, Eq. 4-25 requires an alteration. Rewritten as
I& V  Qv ON
-'STORED
LEsr + ISESR




\  Const J  J  ^
according to Fig. 4-6, where Qv 0N represents the total switch on-state voltage.
It is observed that decomposition of this equation to a form equivalent to Eq. 
4-30 is not practical, as squaring of the circuit voltage will introduce additional energy 
terms that contain ISW.
Fig. 4-6 Front-end circuit equivalent with Qv_on 
4.4.2 Discrete model overview
Research in this project resulted in the development o f a discrete model that addresses 
these shortcomings. The discrete model simply calculates the full system volume 
using the IS  configuration (described by ISEsr, ISy, IS/ and ISvol) as the subject and 
calculates a matching inductor (using [73] p. 90f) for a spread of IS  configurations. In 
this way it is possible to define some ZS-inductor relation or optimisation procedure
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objective other than that required by the continuous model. This is described where 
relevant. Also, the discrete model allows the incorporation of parameters such as the 
discrete nature of the IS and the effect o f Qv ON . The effects of incorporating Qv ON
into the design process are discussed in section 5.4. The following section provides a 
step-by-step analysis o f both the continuous and discrete volume models.
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4.5 Optimisation protocol
Continuous model Discrete model
Fig. 4-7 Optimisation protocol
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4.5.1 Continuous model implementation
The left-hand side of Fig. 4-7 shows the implementation o f the continuous model. 
This model incorporates the description of section 4.3. Appendix H gives the main 
code describing the continuous model.
The system variables available in the continuous model are the required 
energy, Estored , subsystem volume ratio Ar (usually set to 1.5) and charge time ratio,
hat ■ Vi-load can also be used as a multiplacative energy modifier to compensate for 
back-end transfer losses.
The device variables available to the designer are battery power density sBP 
and inductor material (usually copper or aluminium).
The designer defines the optimisation objectives. Ref. [10] uses tral as the 
iteration subject to obtain a required for example. Chapter 5 uses the
continuous model for a number o f simulations.
The method employed in this project is to define the optimisation objective -  
for example, to examine the effect of E stored on tjis_l -  and calculate the system
volume (using L Voi as the iteration subject) for range o f values o f Estored . The 
minimum for each Estored is determined, r],s_L for each system at those minima is 
further calculated and the results are processed.
4.5.2 Discrete model implementation
This model incorporates a robust optimisation protocol where all the possible system 
constructions are considered and the optimum system is simply read from the data.
Some assumptions are made according to the generalised results discussed in 
section 4.3.4. For all system calculations performed using the discrete model, it is 
observed that the ratio Ar always equals 1.5 at the minimum, no matter what the 
design objective. This result is not proven formally for all optimisation conditions. 
Block A o f Fig. 4-7 defines all the pre-optimisation parameters.
The system variables required from the designer are the stored energy 
E s t o r e d  > back-end discharge time td , load approximation R , , module number n and 
expected back-end discharge efficiency, TjL_load, which can be used as a stored-energy
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modifier. rjL_load is defined beforehand as it incorporates a number of considerations
that cannot be included in the optimisation protocol.
The required device details include all of the battery unit details (which can be 
derived from s BP and one battery unit detail, typically the open circuit voltage 
BATTV) and the switch unit details.
Lastly, the required design objective is defined. Due to the fact that so many 
variables play a role in calculating the system volume, it is up to the designer to 
isolate the relevant aspects and perform system studies on these alone. The desired 
results are o f course the resultant system volume and system efficiency (in this case 
the front-end efficiency, considered separately from the back-end efficiency). The 
relevant optimisation objectives used in this research include the effect of the charge 
time tCH and the charge time ratio tm on system volume and efficiency.
Block B of Fig. 4-7 calculates parameters used as constants in the optimisation 
procedure. These are the required full inductance value LST, required charge current
I REQ and the total switch volume (which is independent o f the optimisation
procedure). These parameters are discussed in the relevant section.
Block C o f Fig. 4-7 incorporates the inner loop of the main optimisation 
procedure. This loop calculates sub-system volumes for a sweep of series I S  
increments, TV's, where the parallel width N P  is defined by the outer loop. The IS 
volume is simply a multiplication o f the battery unit volume by the series and parallel 
unit number (either discrete or continuous). The resultant available charge voltage is 
calculated from ISy and Q v o n - The inductor volume is calculated from the discrete 
model described in 4.2.3 using a known L St  (calculated above) and an L ESr  calculated 
from some relation to ISESr. Fig. 4-7 shows the inductor ESR being equated to the IS 
ESR with a modifier. Although section 4.3.4 shows that a value of A:Q= 1 results in an 
optimum volume, it is possible that a non-continuous s BP would result in a different 
optimum. In this case Eq. 4-25 would be subject to certain restrictions on ISy and 
I S Es r , which would result in some additional coupling o f these variables to the ESR 
modifier kQ that could require a different kQ value.
The prototype constructed in this project is such a case and the ramifications 
are discussed in 5.1.
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Block D of Fig. 4-7 processes the results according to the design objective. If 
the objective has been reached, the optimisation is terminated.
Block E incorporates the outer loop and uses increments of Np, either discrete 
or continuous.
4.5.3 Possible system loops
This block groups the system parameters that do not have minima but which are also 
of interest to the designer. Depending on which parameter is of interest, either the 
continuous model or discrete model can be used. The parameter Lef  can be used as an 
inductor volume modifier to incorporate the effect o f isolation thickness, for example.
4.5.4 Block A and back-end efficiency lU-Load
Block A is composed of the user-defined parameters and user defined objectives. All 
are system specific or technology specific and invariant to the result of the 
optimisation procedure, except for the back-end transfer efficiency r|L.Load- This factor 
is dependent on a number of factors and is dealt with separately and independently of 
the optimisation procedure. It can be used as value modifier in block B of the 
optimisation procedure.
Five energy components are represented with this factor, described below. It 
can be written either as a proportional inductance modifier or used as an energy 
addition term.
DC transfer efficiency
The DC transfer efficiency is simply a ratio o f the energy dissipated in the load over 
the total stored energy. As the final discharge sequence must be variable, the two 
extreme sequence considerations of full parallel discharge state and full series 
discharge state are defined. The total energy stored in the coil is given as
The back-end time constant (used as the minimum discharge time, or full 
parallel discharge state) is reproduced here from Eq. 4-52 as
4-35
L \'ESR TOT 2
— -^---  n
4-36
\
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The energy dissipated in the load during the full discharge cycle is
00
ELOAD PAR ~ REQ ^  eXP
Lst /  (M (Fl + L esr tot / n ))
d t
I 2 L R ■ 4 ‘ 3 7_ 1 REQ1-1 ST_____ _______
RL +
I  ESR TOT
n2
Substitution of Eqs 4-35 and 4-37 into 4-38 into
„ _ E ST0RFD EL0ST _ ELOAD PAR 
Th - R F  ~  F  > 
STORED STORED
gives the parallel discharge back-end transfer efficiency as
R,n  ____________ '■LOAD________
, ID C _PA R t  .
n  ESR _ TOT ‘i - j y
1 nAn i "LO D 1 2n
For the series state, the back-end transfer efficiency is simply
Vdc_ser = ~ ---- -------------- • 4-40
LOAD ESR _ TOT
This efficiency can be taken into account by defining minimum allowable 
transfer efficiency and making sure that, as part o f the algorithm post-calculations or 
additional outer-loop, it is not exceeded. Depending on the type o f switch sequence 
used, the two efficiency limits can be used as references. For this system, x]dc_par is 
used. It appears that the DC efficiency is not a problem with volume-optimised 
systems.
Skin effect losses
For skin effect considerations, the skin depth for a 1 kHz signal is 2.4 mm ([74] p. 
748). Assuming a quarter flank o f a sine wave to approximate an exponential 
discharge, this corresponds to a discharge time of 250)_is. Assuming that this ms pulse 
supply delivers pulses over the 1 ms time span, it is assumed that no skin effect 
considerations need to be taken into account. This can be verified in the post-process 
calculations by comparison of the conductor diameter to the skin depth.
Unrecoverable energy due to eddy losses
Ref. [9] gives a detailed discussion on the influence o f the inductor geometry on this 
transfer efficiency. Analogous to skin effect, yet independent o f it, sudden collapse o f
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the storage field may result in coupling o f the field to the actual conductors. This is 
particularly a problem in single-winding planar PCC-type coils, where the relaxed 
storage field is orthogonal to the conductor plane, and according to [9], could result in 
a back-end transfer efficiency of less than 80%. For multi-winding coil geometries (as 
proposed in this project) this does not appear to be a problem, however.
Load utilisation o f the energy
Ref. [4] discusses the transfer o f energy from the inductor to the load with the concept 
of usable energy in mind.
Switching losses
Ref. [10] considers switching losses and discusses limit parameters for the allowable 
losses. Consideration of this parameter is handled slightly differently in this project as 
the switches implemented -  namely, solid-state switches -  switch fast enough for the 
assumption that the storage inductor current remains constant. The full circuit 
description is given in Chapter 3. The full switch transient is discussed in section 3.5.
For worst-case switching we assume that the transient is wholly inductive, 
there is no snubber capacitor and that the device voltage has to reach full voltage 
before current can drop. The energy
I  V tE  o o o f f  4 _4 1
2  ’
is the worst-case turn-off energy, where /<? is the conduction current at turn-off, V0 the 
commutation voltage and t0FF the device turn-off time shown in Fig. 4-8.
Fig. 4-8 Worst-case IGBT turn-off approximation
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Assuming a current o f 40 kA and a load voltage of 20 kV, we get a 400 J/fas 
switching. Thus for even a GTO of slow switching time (30 |as), the switching energy 
is 12 kJ, just over 2% of the load energy. As HVIGBTs switch in under 2 p.s, it is 
assumed that the switching energy is negligible.
The prototype utilises large snubber capacitors across its devices and the 
switches effectively soft-switch. Eq. 4-41 is the total switching losses for the worst- 
case scenario.
All of these considerations are mentioned here but are assumed not to alter the 
discharge energy; r|i-ioad = 1 • Exact determination of this factor and inclusion into the 
optimisation procedure during optimisation is difficult; however, its inclusion in the 
as a post- or pre-processed parameter is trivial. The modifier can be appended to the 
current value (increasing current value) or the inductor value; either is sufficient.
4.5.5 Block B and calculated non-changeable parameters
Inductance value  =  Rit<in T]L_Load
The required inductance value o f the whole inductor (in full series connection) is Lst- 
This design assumption is important and very subjective; it is assumed in this design 
that the output pulse must have a variable discharge length (but with a constant 
discharge energy).
The minimum discharge time is used as the reference.
For a modular supply, the shortest discharge time is obtained when all the 
inductors are discharged in parallel into the load. If the load approximation as a 
resistance is made, the minimum discharge time is defined as a single discharge time 
constant between the load and the storage element in full parallel discharge 
configuration. As discussed in section 4.2.4, we assume that the modules in the 
inductor are balanced. This means that for each module L e s r  = L e sr jo t  /  «, 
Lesri = Lesr2 = ••• = LESRp =... = LESRn and z, = i2 = ... = ip = ... = in in Fig. 4-9 ,
where n is the total module number.
The diodes are included in Fig. 4-9 to indicate that there is no electrical energy 
transfer between modules. It is clear that the branch voltages are related to one 
another and the load by
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Using a generic inductor Lp
- V  = -«L ■ p .  -  f  -+ M2, + i ,  + "■ + M.„ ^  , 4-43
describes Eq. 4-42 for v . The modules are coupled to every other module with an
average coupling factor kc that is homogenous throughout the system.
By substitution of M qp = kcLp for q = l..n, q ^  P- Eq. 4-43 is rewritten as (where the
currents are all equal)
~ Rf *q ~ ipLEsRp = ~ ip ‘ + LFSRp )
9=1
= kc -Lp ^  + kc - Lp ^  + ... + Lp ^  + ... + kc -Lp ^ ,  4-44
c p dt c p dt p dt c p dt
= LB{[ + { n - \ ) k c) ^ -  
pK V '  c'  *  
which translates to
+ d i p
i .  = ---- 7----------------t------T -. 4-45
(nRL + LESRp J dt
The discharge time constant is calculated from Eq. 4-45 as
. A 0 + ( « - i ) O
td = —7---------------r—, 4-46
K + W
and as a result the individual module self-inductance can be calculated as
h  ' + )
(l + (n — \)kp)
Eq. 4-47 calculates the self-inductance o f an individual module in an n-module 
system that allows for a required discharge time in full parallel discharge 
configuration. It is in the designer’s interest to determine the value of the whole 
inductor when all the modules are connected in series, or the value o f L s t , as it is this 
value that is used in the optimisation procedure.
Lp = a( x S — ^ES\ ' . 4-47
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Fig. 4-9 Parallel discharge equivalent
+ V, - + v2 - + vp - + v„ -
HTYY\__^iTYYV___ i^YYY_
T^OT
Fig. 4-10 Series inductor equivalent
For this calculation, it is not necessary to incorporate the inductor ESRs as it is simply 
the full inductance that is required. It is clear from Fig. 4-10 that 
h = h ~ — *p ~ — ~ hi • Also, if  Lx=L2 = ... = Lp =... = Ln and kc is homogenous
throughout, then v, = v2 =... = vp =... = vn. For a module Lp its voltage vp is described 
by
vp = M ip —  + M 2p —  + -  + Lp —  + -  + M np —'p dt 2p dt p dt np dt 
= K L - ^ + K ' L ’ ^ + - + L ’ ^ + - + K L ' ^ -  4 ' 48 
= L . (l + ( « - l > c) ^  
p r c J  dt
Also, vTOr =v,+v2 +... + vp +... + vn = n - v p and as a result
v to t  = Lpn{1 + (n -1  )kc )^ f- , 4-49
at
and the total series inductance
Lst = zv«(1 + (r t -1) 0 >  4-50
can be calculated. Substitution of Lp o f Eq. 4-47 into the above equation gives
^ s t  =  {n ^ L  +  L ESRp \ t d n
r ,  , L ESR TOT I , 2 ’ 4-51
r l + — i  n
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where the resultant time constant for full parallel discharge can be calculated as
^sr
td = ------- j ---------• 4-52
D , ESR _ TOT 
K L + --------- 2-------n
As a result it is clear that the effective total required inductance is independent 
o f the mutual coupling but dependent on the module count. Thus, while the total 
required inductance remains constant, its modules alter in self and mutual inductance 
value, dependent on the coupling factor, to match both the total inductance and 
correct discharge time.
It is also clear that the L e s r t o t  plays a role in the discharge time. However, 
L e s r _ t o t  is used in the optimisation procedure; incorporation of L e s r t o t  would be 
cumbersome. As a result, an assumption is made that L Es r  t o t  is negligible in this 
calculation. To keep this assumption general, a maximum value is set; if  L e s r  t o t  
exceeds this value, the calculation is tagged. In actual calculation with typical system 
values, this situation does not occur. The required inductance value is thus 
approximated as
LST = RLtdn . 4-53
TlL-Load can be included at this stage as a multiplacative modifier; this research, 
however, considers r \ L_Load  =  1 . This equation is central to the volume model being 
independent of module count.
This form of system description -  the recognition of the Lp and kc -  can also 
be used in the development of the inductance matrix M„ of section 4.2.4.
The continuous model o f section 4.3 requires a constant r , for an optimised 
system; thus the inductor volume is assumed independent o f the actual inductor value, 
so long as its t, remains constant (thus the IS would reconfigure, yet retain its 
constant volume, to accommodate the resultant change in Lesr tot)• This would imply 
the unlikely situation that the inductor value can be tailored to result in any discharge 
time td for any load; however, this is impossible as the inductor stores a defined
energy. This quandary is not considered in the continuous model but it is evident here 
that the smaller the load or the longer the charge time, the more the energy that is 
dissipated in the inductor itself. Thus the back-end discharge efficiency acts to limit 
the possible discharge times.
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2  ■ E
Required current = -----—
1 Lsr
This is the standard inductor equation; the required current is referred to as I REQ . 
Switch Volume = QV0L ■ n ■ REQ
Qi
Each switch is rated at the load voltage.
The required switch volume is a linear relation dependent on the required 
current and unit volume alone. For a required inductor value of Lsr = RLtdn2 and a
1
total stored energy of Estored = —LSTI REQ, the equation
j 2 E stored
i ~ T J T  4-54
is calculated. Thus it is clear that there is a linear (inverse) relationship between the 
module number and the current. Also, the full switch volume becomes independent o f 
the module number because it is highly modular. Thus for a set required energy, load 
resistance and discharge time, the total required switch volume is
j2ESTORED Qvol
V Qi ’
which is independent of module number.
4.5.6 Block C and final volume calculations (discrete model)
Calculation of the system volume for all possible IS configurations is performed here.
The assumption of a matched IS and inductor made (validated by section
4.3.4). The IS voltage available for the charging of the inductor is calculated by 
simply subtracting the full Qv ON (from all the serialised switches and modules
connected in series at this stage) from the IS voltage ISV. For correlation with the
continuous model, Qv 0N is equated to zero.
4.5.7 Final volume calculations (continuous model)
Eq. 4-29 is used. The inductor volume Lvol is cycled through a range o f volumes and 
the IS volume is calculated to match; a volume minimum is easily achieved. A
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number of assumptions need to be made for the calculation; values for t ral,A r and k n
are assumed before the calculation (correlation with the discrete model uses these 
factors as optimisation objectives).
4.5.8 Optimisation objectives = tcH , trat, t||S_l
The three main considerations that are required are:
1. Is there sufficient heat exchange within the system to ensure that no sub-system 
critical temperatures are exceeded?
2. Does the front-end transfer efficiency rj/5_L match shot repetition or storage 
specifications?
3. Is the charge time within system specifications?
Device critical temperatures
Critical temperatures of the sub-systems are very device specific. The IS has a 
temperature-dependent ESR and energy storage capability. Energy dissipated in the 
battery alters its characteristics; this factor is highly technology dependent and is not 
considered further.
The inductors temperature may be a concern if  construction methods result in 
very high thermal impedance between the conductors and ambient levels. To quantify 
the temperature rise, the worst case o f no heat exchange during the charge cycle is 
assumed. The temperature rise o f any material is given in [77] as
A T = -0~, 4-56
me
where AT  is the change in temperature, Q the injected energy, m the total material 
mass and c the specific heat constant of the material. At 25°C c is 387 J/kg°C for 
copper. The temperature rise is calculated as
r 2  t  t  t 2
A T = Q _  ^req^ CI/L ESR _TOT _ Keq^ CH ' Pen ' ^  ^  Lcond lenglh
m C  L cond _ length * S  '  detlCu ' C  L cond Jength  ‘ S  * deflCu '  C 
r 2
P Cu
^cond  _ length d e r l Cu ' C
4-57
where Io is the charge current, t CH  is the charge time, pcu copper resistivity at 25°C, 
dencu copper density at 25 °C. Lcond jength is the length of the conductor used to make 
the inductor and 8  is the conductor diameter.
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The injected energy is taken as the worst-case DC supply waveform for the 
full charge time. It is observed that for copper coils required for minimum volume
0.5MJ systems, the temperature rise per shot is approximately 6 °C. Sufficient heat 
exchange is required to manage this extra heat. However, this project does not take 
this factor into account.
Temperature management o f the switches is a different matter. This is dealt 
with in section 3.10.
Front-end transfer efficiency J]IS L
The front-end transfer efficiency r\is_L is dependent on the charge time and the charge 
cycle waveform. For a long-charge cycle, where the charge time is a number of front- 
end time constants, this efficiency is obviously lower.
It assumed that all the energy stored in the inductor at the firing time is 
transferred to the load (r]L-ioad -  1)- Therefore the transferred energy, or the load
1 2energy Eload , is equal to the stored energy E stored or —L ^ I ^ q , while the total used
energy is equal to the transferred energy plus the energy dissipated in the device ESRs 
and the switches, or Edissipated , during the charge cycle.






Edissipated ~ EBATT ESR + EL ESR 4- ESWITCH C0muCT]0N .
4-58
4-59
The switches’ switching losses are considered as part o f the back-end transfer 
efficiency. The resistive losses are
d t
k'H (
E batt _esr + EEEsr = I  final J _ g tConst
1=0 \  J
^T I final t Const
f -JCH_ 1 _2JCH_ ~
CH | 2^ *Const___ £? t Const___
/  2 2*• r ' ___ _Const
fCH
4-60
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Rt
and R j — ISESR + LESR r0T.
The switches’ conduction losses are given as
ESWITCH CONDUCTION ~  \  n Q v  O N ^ .V  final
1=0
'C H  ^  




where Ifmai is equal to the charge current when t  —* oo, and Qv o n  in this case is the on- 
state voltage of each module tum-on switch. If the charge time ratio t ral = *c"-~ is
known where
4-63
Then the conduction can thus be calculated as
p  REQ ' Qv o n  ' *c h  f \  \  — e
SWITCH ^ CONDUCTION ~  1 _  “ <»
V h a t J
4-64
and the resistive losses as
_  L s t I REq (4e + 2 tral —e 2,r“' - 3 )F v -------------- L
BATT ESR L ESR ~  \2  ’
2 \ l - e  "')
Further elaboration of this is performed in the next chapter.
Charge times tCH and trat
The charge time ratio is used by Soreq [10] as a system constant used to compare 
system considerations (such as volume and efficiency) because the continuous model 
lends itself well to the use o f tral. For correlation purposes with [10], this system 
dependence analysis is discussed in section 5.7. For other system concerns exterior to 
the technical concerns of the system itself (such as fire-ready time), tCH is important; 
its analysis is included in section 5.8.
4.6 Summary
This chapter introduces the inductive storage PFN as a system composed o f sub­
systems. These sub-systems are identified and each one is modelled using parameters
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applicable to a volume-optimisation process. The inter-subsystem relationships are 
modelled as functions of these parameters.
An analytical model (continuous model) is described. Some general system 
results are discussed. The analytical model has a few shortcomings; these are 
identified.
An alternative model -  the discrete model -  that allows for the circumvention 
of these shortcomings is presented and discussed.
The full optimisation process, including the initially required parameters, 
calculable parameters, iteration parameters and possible optimisation objectives, is 
presented and discussed. Lastly, some additional outer-loop considerations (used for 
further system analysis) are identified.





This chapter documents the results o f the design algorithms developed in the 
preceding chapter.
This section compares the model results to one already published, that of 
Soreq [12], identifies model differences, clarifies what the designer can determine 
from the models and discusses the assumptions made in the design process.
The following sections discuss the various parameters available to the designer 
and consider the influence(s) o f these parameters on the system volume. As these 
parameters are numerous, each one is considered independently of the other. This 
approach necessitates certain assumptions which are given at the start of each 
discussion.
Lastly a suggestion for a 500 kJ system is made. The full system (with no 
packing-factor modifier) is less than 1 m 3 using contemporary device technologies. 
The figures included in this chapter are marked with a small circle; this marker 
indicates where on that particular graph the 500 kJ system suggestion falls.
5.1.1 Model Correlation
Soreq [10] focuses on the design of a single-stage inductive storage PFN using the 
continuous model o f the previous chapter and utilising non-solid state switches. The 
system is specified at 500 kJ; this energy level is correspondingly assumed for 
comparative purposes in Table 5-1.
Table 5-1 Model discrepancies
Soreq Grover/ Grover2 Grover3
Factor K of 
Eq. 4-11
6.03x10'8 3.76xl0‘8 3.95x1 O' 8 na
ISvol+Lvol (m3) 0.28 0.37 0.36 0.36
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It is important to note that there are a few differences (none radical) between 
the model developed in Ref. [10] and the model used here. The constant of Eq. 4-11 
differs; this results in optimisation values that are different by up to 20%. Also, the 
definition of battery power density in this paper differs from that of [1 0 ]; this has been 
discussed and is not repeated here. Table 5-1 is developed with the assumption that X 
= 1.5, Sbp = 80 kW/l, tRAT = 1.5, Estored = 500 kJ , Qv ON -  0, a matched front-end
and an aluminium inductor. The Soreq result documented in [10] corresponds to that 
calculated here using Soreq’s factor value in the continuous model. Groveri is taken 
directly from [73]; Groves is calculated from Eq. 4-11 and Groves is calculated 
using the discrete model discussed in section 4.4 and assuming Qv ON is zero.
Calculations using the method proposed in Appendix G indicates that a value closer to 
4x10' is correct. Groves is further assumed to be the most accurate value. The 
influence o f Qv ON is not incorporated into the Soreq model or the results 
documented in Table 5-1.
5.1.2 What information can be obtained from the model?
The aims of this project are to determine the feasibility o f developing a modular,
inductive storage millisecond PFN capable o f delivering 500 kJ in the required time 
span to an ETC load; the whole system including the inductor, IS and switch gear 
should have a volume of less than 1 m3. A number o f considerations play off against 
one another.
These can be listed as follows:
1. Is the delivered pulse shape and pulse energy a sufficient match (dealt with in 
chapter 3)?
2. At what system conditions does the system volume minimum occur?
3. What is the effect o f system modularity?
4. Is the system thermally stable?
5. Does the system efficiency match specifications?
6 . Is the system electrically stable (dealt with in 5.1)?
Points 2 to 5 are considered in this chapter.
5.1.3 Assumptions
A number o f pre-design assumptions are made here. These are:
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1. The inductor is a single Brooks coil structure and is made of copper, unless 
otherwise stated. Isolation considerations are not taken into account.
2. The volume values documented exclude the switch volume unless otherwise
3. The battery power density is assumed to be 80 kW/1 (or 20 kW/1 by Soreq’s 
definition), unless otherwise stated. For a matched load, the battery will deliver 
half its short-circuit current capability to the load and at a voltage level of half the 
battery open-circuit voltage. Thus numerical value of s BP used in these designs is 
4 times that used by Soreq for the same battery technology.
4. The charge ratio tm is assumed to be 1.5 (arbitrarily), unless otherwise stated.
5. The IS and inductor are power matched as according to section 4.3.4, unless 
otherwise stated.
6 . Ar = 1.5 as according to section 4.3.4, unless otherwise stated.
5.2 Dependence of volume and tiis-l on module number
The sub-system volumes are not affected by modularity number, assuming the sub­
systems themselves are sufficiently modular. Each sub-systems configuration is, 
however, changed, depending on the total module number required. For instance, 
increasing the module number results in an increased inductance value LST . However,
it is observed that the required inductance LESR TOT is also altered to compensate 
exactly so that the full inductor volume remains constant. Likewise, a higher 
inductance requires a higher voltage ISV yet requires a lower I S , ; full IS volume 
remains constant but the IS is simply reconfigured. This is described in the following 
sections.
5.2.1 Switch volume and tus-l dependence on modularity number
Eq. 4-55 (total switch volume), repeated here as
shows that the switch volume is independent of the system modularity assuming that 
the devices themselves are sufficiently modular. Typical system ratings o f 20 kV and 
40 to 80 kA will require a great deal o f switch serialisation and paralleling using
stated.
5-1
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contemporary device technologies (refer to section 5.9). Thus for a set energy 
requirement, the full switch volume is divided by the number of modules used to 
determine the switch volume per module.
If the switch volume is independent of the modularity number, it follows that 
the switches all need to conduct the same current and hold the same voltage, 
independent of actual configuration. It follows therefore that the system efficiency 
dependence on modularity as far as the switches are concerned is also independent of 
the level of modularity incorporated.
5.2.2 Inductor and battery volume dependence on modularity
Inductor and battery volume necessarily need be considered together as they are 
interdependent. The required IS volume can be calculated by
TC SBP ISy __ [ l final '{Le sr  TOT +  ^  ESR) f  c
l b VOL ~
S BP *^E SR  ' S  BP *^E SR  ' S BP
where I  f i n a l  is the current that will flow in the circuit at t—>oo. Assuming front-end 
matching, this can be simplified to
„  _  final L ESr 
VOL ~  •
S BP
The required current is calculated is
r  _  I E sto r e d  1 _  const
1 REQ — - 1 -  '  ’
R LOADT d n  n
where const is used here (and further on) to represent variables that are not relevant 
to the calculation. The required current is therefore related linearly to the final current 
by
I REQ _  const2 
final \ - e ~ ,RAT n
Substitution of Eq. 5-5 into Eq. 5-3 gives
2 2 
TC 4 1  final L e s r  t q t  ^ 4c0nst2 L e s r  t o t  _ C O n S ^ l  'E e s r  t o t  c £
I S  VOL ~~ -  2 ~  2 •s BP n n
It is therefore clear that for the battery volume to remain constant independent
of the module number, the inductor ESR ( L e s r  t o t )  must be
ISys\i n 9
e s r  to t  const  ^ 11 . 5-7
const3
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It is further proved that for a balanced system, this is the case. Substituting
LST = RLOADtdn ~ consts • n , 5-8
and 5-7 into r, gives
L^T const r -n 2 
Ti = -----——  = --------— -  = const., 5-9
L E S R  TOT COnSt4 /?
which shows that the system volume is independent o f the module count.
As a result, both the inductor volume and the IS volume remain independent 
o f the system modularity. This can be intuitively described with the understanding 
that it is only the inductor time constant r, that needs to remain unchanged; changing 
of the value of the inductor value requires proportional changing of the inductor ESR; 
this does not change the volume of the IS but only its configuration (series and 
parallel components adjust to match the front-end ESRs).
Peripheral hardware requirements -  such as the bus-bar architecture or inter­
module isolation -  may alter this relation, but this is not brought into the optimisation 
protocol.
5.2.3 Back-end iiuoaddependence on modularity
Eqs. 4-39 and 4-40 show that for a defined system with n modules, the series 
discharge state results in a lower efficiency than the parallel discharge state; this can 
be intuitively seen as current flows longer in the series discharge state. However, the 
design protocol discussed in 3.1 aims at allowing for a defined discharge time td that 
is independent o f the module number. Intuitively, we might expect the transfer 
efficiency to also remain independent o f the module count. For a system with a 
defined Estored and discharge time td , a volume-optimised system requires LESR TOT
as a function of n (Eq. 5-7) to be equal to
L e s r _ t o t  = L ESK BAs E  'n , 5-10
where LESR BASE is LESR TOT at n = 1. Substitution o f Eq. 5-10 into Eq. 4-39 gives
V d c _ p a r = ~ -------------- --------------------------------------- ’  5 - 1 1
LOAD +  ESR BASE
for all values of n. It is clear therefore that the discharge efficiency of a modular 
system remains relatively independent o f the level o f modularity.
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5.3 Switch volume
Eq. 4-55 describes the relationship of the switch volume to the system specifications 
assuming that the modules are balanced. As is observed, the switch volume is 
independent o f the IS and inductor configuration (there is a degree of dependence on 
the charge time tCH as described in section 4.2.2 that is considered only as a post­
processed parameter). Furthermore, section 5.2.1 shows that the switch volume is also 
independent of the module count used. It is possible therefore to calculate the required 
switch volume wholly independently o f the module count and IS and inductor 
configurations. The effect of the on-state voltage Qv ON does need to be considered in
the optimisation procedure; this is discussed in the following section.
5.4 Effect of Q v_on on system volume model
As discussed in section 4.4.1, if  the switch on-state voltage Qv 0N is included in the
optimisation procedure, the continuous model is no longer valid (according to Fig.
4-6). The discrete model proposed does solve this problem. However, dependence on 
the discrete model for results implies that the generalised results discussed in section
4.3.4 are no longer valid. Furthermore, the exact value o f Qv ON is very device
specific. Despite this, however, it is observed with the use o f the discrete model that 
the ratio A =1.5 still holds independent o f the magnitude o f Qv ON v (although this is
not proven formally).
No formal proof o f the coupled effect of the system modularity and QV ON on
the system volume is provided here. It is observed, however -  with the use of the 
discrete model -  that, while the volume of the system itself is affected by a non-zero 
Qv 0N, the effect is independent o f the module number used. This can be interpreted
intuitively; it is observed that the required current I req is inversely proportional to the 
module number in the relation as defined in Eq. 4-54. For zero Qy 0N the IS volume 
remains independent of module count; the full IS volume is proportional to
ISVOLaN  PN  s , 5-12
where NP is the number o f parallel units (corresponding linearly to I REQ) and Ns is the 
number of series units compromising the full IS volume. This implies a linearly
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proportional relationship between ISV (voltage) and the module count. It is clear that 
Qv ON is linearly proportional to the module number in the relation
Qv ON (n) = Qv ON 0 )  ‘ n ■ 5-13
Fig. 5-1 Volume and vs Qv o n
It appears therefore that the dependence o f the system volume on Qv ON(n) is
cancelled by its equal dependence on the series configuration o f the IS.
Fig. 5-1 is calculated for a kn = 1; trat = 1 .5 ; sBp = 80 kW/1, 5 ms and a
copper inductor. Also, the ratio A,r =1.5 still holds. It is clear that the inclusion of 
Qy ON does affect the system volume appreciably, as indicated in Fig. 5-1; a realistic
value of 20V will increase the volume by 27%.
The assumption made in the rest of this section, however, is that the 
continuous model should be used in order to gain an understanding as to the general 
dependence o f the volume on the selected parameters. Thus for sections 5.5 to 5.8, it 
is assumed that Qv 0N is zero unless otherwise stated; from this general results can be
drawn. If it is required to include the dependence o f specific parameters on Qv ON,
then a rough estimate can be gained from a percentage multiplier derived from Fig.
5-1. Furthermore, if  the exact technology is known -  for the battery unit volume and 
switch on-state voltage -  the discrete model can be used to obtain realistic system 
volumes.
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5 .5  Dependence of vol ume and t ||S- l  o n  E Sto re d
In order to observe the volume and x]/s -l dependence on E s t o r e d  the assumptions made 
are Xr=1.5; kn = 1; sbp = 80 kW/l and the inductor is copper.
From Eq. 4-30 the system volume is dependent on the energy stored by the 
equation
VOLtot = EST0RED5 - f ( p melal,sBP,kn,tra,Ar) .  ^
Graphically this is represented by Fig. 5-2.
With the understanding that the switch volume increases with the current and thus 
with the square root o f the energy, it is possible to calculate the switch volume 
dependence on stored energy separately (and independently) with the use of Eq. 4-30. 
This is not considered further here.
The transfer efficiency is
„  ___________ ^  STORED_________  _
V/5-I -  > 5 -1 5
STORED 'r  DISSiPA TED
where the individual terms are discussed in section 4.5.8. The result is
j  2t
REQ ST
-L  _no _ switch j  2 j  j  2 j
* p/rn -* pmREQ ST
(l-e J
( l - e  [2
5-16
which shows that if  the switch energy dissipation is ignored, the front-end transfer 
efficiency remains independent o f the amount o f energy stored (it is set at 0.42 for all 
the energies). According to Fig. 5-1, the dependence of this efficiency on Qv ON is
evident. At 500 kJ and Qv ON = 20 (chosen arbitrarily) the efficiency is brought down
to 0.34; the efficiency improves towards 0.42 as the energy increases.
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Fig. 5-2 Volume vs. Estored
5.6 Dependence of vol ume and t]iS.l on sBp
In order to observe the volume and r i ^  dependence on s BP the assumptions made are
Xr=1.5; ka = 1; trat = 1.5; E s t o r e d  = 500 kJ and the inductor is copper.
From Eq. 4-30 it is shown that the volume is dependent on the battery specific 
power density by the equation
VOLtot = s Bp 5 • f { p melai,E stored ^r)'  ^ ^
This is demonstrated graphically in Fig. 5-3.
Eq. 5-17 shows that the system efficiency is independent of the battery power 
density (assuming all the other factors are held constant) if  the switch dissipation is 
ignored. The efficiency is just below 0.42. Inclusion of the switch energy dissipation 
results in a decrease in system efficiency (as expected). At 80 kW/1 and Qv 0N = 20
(chosen arbitrarily) the efficiency is brought down to 0.34; the efficiency improves 
towards 0.42 as battery power density increases. Thus the higher the power density, 
the less is the effect o f the switch loss on system efficiency.
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Fig. 5-3 Volume and T |/ ,s -£  v s .  s b p
5.7 Dependence of vol ume and t|iS_l on trat
In order to observe the volume and r\/S-l dependence on trat the assumptions made are 
kr=1.5; kn = 1; sBp = 80 kW/l; E s t o r e d  = 500 kJ and the inductor is copper.
The significance of this variable is not initially clear; it is included in this 
discussion to allow for correlation o f these results to those documented in [10]. The 
charge time ratio is the ratio of the charge time tCH to the front-end time constant 
t Cons, '•>thus a charge time ratio o f x means that the system is charged for x front-end
time constants.
Eq. 4-30 gives the relation.
,  , 6
VOLtot = (l — e "" J 5 ■ f { p metai, Estored,s BP,k n,Xr\
This is demonstrated graphically in Fig. 5-4.
In order to better appreciate the relation of the charge time ratio to the system, 
the system efficiency is considered. Eq. 5-16 gives a clear indication o f the 
dependence of v \i s -l  on t ral. Comparison of Fig. 5-4 shows that while there is little
gain in the decrease of the system volume as t ral passes 2 , there is a definite decrease 
in system efficiency.
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Fig. 5-4 Volume and tiis-l v s  trat
5.8 Dependence of vol ume and tiiS-l on tCH
In order to observe the volume and r|/5_/. dependence on ten , the assumptions made are 
Xr=1.5; kQ = 1; sBp = 80 kW/l; E s t o r e d  = 500 kJ and the inductor is copper.
The continuous model and Eq. 4-30 are not suited to this calculation (as there 
is a coupled dependence on tConst that can not be incorporated). Alternatively, the 
discrete model is used in this section. Effectively, the inductor value is held constant 
as the
tc H  1S1 *CH l s l
Fig. 5-5 Volume and tiis-l v s . tcH
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l CH t S]
Fig. 5-6 tRAT vs tcH
calculations sweep through the desired charge times; the charge time ratios trat will 
also vary. Fig. 5-5 shows the dependence o f the system volume and front-end 
efficiency on the charge time. Fig. 5-6 shows the relation between tCH and tral.
5.9 500 kJ system suggestion
A system suggestion is made in this section. Most o f the figures in this chapter have a 
marker placed on a point in the graph. This relates to the system suggestion used in 
this section.
5.9.1 Battery technology
The battery technology chosen is that documented in Ref. [10]. It is a Bolder thin- 
metal foil (TMF) battery with a power density of 80 kW/1 or a delivered power 
density to a matched load of 2 0  kW/1.
5.9.2 Inductor technology
1. The Brooks coil allows for optimum energy density and is adopted throughout.
2. Ref. [9] and section 4.5.5 discuss various back-end transfer efficiency 
considerations. These are ignored here and t)L_load =1.
3. Ref. [10] considers inductor strength requirements; it is shown that if  used in a 
volume-optimised procedure as discussed here, the inductor requires no extra 
strengthening; the material’s own tensile strength is sufficient to support the 
inductor.
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4. Temperature considerations may be an issue. Using the volume model proposed 
and calculating the energy dissipated in the inductor per shot, it is shown in 
section 4.5.8 that the temperature rise is never more than 6 °C per firing cycle. 
Assuming sufficient heat-exchange is implemented, no extra hardware 
requirements need to be implemented.
5. For an aluminium inductor system, the IS-L volume minimum occurs at 0.36 m3. 
For copper-based systems, the minimum occurs at 0.26 m3. The copper-based 
system is chosen.
5.9.3 Switch technology
A major focus of this research is on the application o f solid-state switch technology.
An inductive storage supply requires an opening switch capable of conducting 
the full load current during the charge cycle and holding the load voltage during the 
discharge cycle. Table 5-2 and Table 5-3 describe the relevant aspects o f the available 
high-power turn-off solid-state switches applicable to millisecond inductive storage 
PFNs. Due to the very limited data available on the pulse characteristics o f these 
devices, some assumptions have to be made. These are described in section 4.2.2. O f 
most importance is the maximum allowable current per device. This is given [74] as
AT.
I  = -----—  5-191 COND jt  D » ”
ON 0
with ATjc the junction-case temperature difference, VON the device on-state voltage, 
R0 the device junction-case thermal resistance and I COND the maximum allowable 
device current. AT. is set at 100°C.
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Table 5-2 Switch technology suggestions and device volume
Device HVIGBT HVIGBT GCT GTO









Package Top-mounted Top-mounted Hockey puck Hockey Puck
Toff 1(J.S 4|is(waveform) Not given 30^s
RMS on-state 
rated current
Not given Not given 1880 A 3100 A
Rniermal j-c °C/W 0.008 0.0105 Not given Not given




Not given Not given
RThermalj-f °C/W 0.014 0.0165 0 . 0 1 1 0.0044
With driver an an 0.012 (GU- 
C40)
Not Given
Von (typ./max.) 3 .8/4 .94 5 Not given / 4 
V




1880 A 1212 A* 2272 A 3780 A
Unit Volume 1 . 1  litre 1.3 litre 0.45 litre 1.3 litre
Unit Volume 
with driver
+- 2  litre +- 2  litre 3 litre * 6  litre **
80 kA / 20 kV 
switch?
80 kA / 1880 x 
20 kV / 3.3 kV
80 kA / 1 2 1 2  x 
20 kV / 6.5 kV
80 kA / 2272 x 
20 kV / 4.5 kV
80 kA / 3780 x 
20 kV / 6  kV
43x6 (19.8kV) 66x4 (26 kV) 36x5 (22.5kV) 2 1 x 4  (24kV)
- . - *** 
Device 516 litre 528 litre 540 litre 504 litre
Snubber ** 130 litre 130 litre 270 litre 250 litre
Refer to Table 5-3 for the superscript discussions
This is only a first-order approximation; more detailed study into the thermal 
considerations o f the silicon device and possible device over-rating is required (not 
considered further in this research). The device volumes shown in Table 5-2 are an 
approximation based on contemporary devices in their standard packaging. The
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tabulated values are meant only as a guideline. Only basic sharing hardware volume 
considerations have been implemented. If capacitive sharing is to be implemented (as 
performed with the scale model), the device volume could easily double. However, a 
number of active-sharing schemes (Appendix E) exist (particularly for IGBTs) that 
could be implemented as part o f the driver with little or no extra volume cost.
Table 5-3 Device heatsink requirements
Device HVIGBT HVIGBT GCT GTO
Von 6 |i x 5 = 30 V 4 x 5 = 20 V 5 x 4 = 20 V 4 x 6  = 24 V
Energy/*® 
400m s, tRAT = 
1.5
600 kJ 400 kJ 300 kJ 480 kJ
Pave (0.1 Hz) 60 kW 40 kW 30 kW 48 kW
Heatsink tech.
Ts_a = 30  °C
Semikron 
PI 6/300 

















3001 2 0 0 1 4501 7201
$ Value calculated like normal; it appears that the device is necessarily underrated.
SI Using Eq. 4-62 and excluding switching losses 
* GU-C40. specified. Excluding isolated dual 15V 10A supply required 
** Assuming GU-C40 dimensions x 2
*** Assuming no capacitive snubbing; specs are silicon and driver only
**** Capacitive snubbing. For 1GBT = 0.25 device volume. For GTO-based, = half device volume 
***** Assuming that the heatsink is force air-cooled and equally distributed amongst the switches
Of importance is the total current chosen. This value is assumed from 
correspondence with the contractor from January 2000. As is observed later, the 
actual required current level for the suggested system is about half o f this. Thus the 
values tabulated in the above and the following table are for an 80 kA system. Those 
calculated for the suggested system are for a 40 kA system. Thus it is a very sensitive 
function of the required discharge time td and load approximation RL according to Eq.
4-54 that determines Ireq and as a result the required switch volume.
Volume Optimisation Results 5.9 139
Stellenbosch University http://scholar.sun.ac.za/
It is observed that (excluding heat sink volume requirements), the four 
technologies considered all allow for similar switch volume requirements. However, 
taking heatsink volumes into consideration (using industry standard heat-sinking) it is 
observed that the HVIGBT technology is superior; however, this is very rough 
estimate. Not taken into account are other considerations that are particularly device 
specific; factors such as switching speed, switching method and ease, switching losses 
and potential EMI considerations are the major ones. IGBTs, however, are well 
recognised to be the device of choice in applications where they are applicable as they 
are superior to the GTO family in most aspects.
Also, series sharing of devices is a definite issue. The statistics tabulated here 
do not take any sharing into account for the device volume considerations. Although 
capacitive-only sharing is potentially the most robust form of voltage sharing (as 
implemented in the prototype), the added volume requirements force the designer to 
consider alternatives. Appendix E presents some active and alternative passive 
methods to implement voltage sharing that result in little or no increase in device 
volume. It is assumed that these methods are implemented and no extra device 
volume is required.
5.9.4 System and subsystem specifics and results
Correlation of the data from section 5.7 shows that while a slight decrease in system 
volume is achieved as the value exceeds 1.5, the system efficiency drops 
appreciably. It is possible to determine some sort o f cost function relationship to 
determine the desirable tRAT, dependent possibly on the energy storage capacity of the 
IS, heat exchange within the inductor, or the desirable charge time, dependent on 
system specifications. The following system is a potential option. Table 5-4 tabulates 
the system specifics for a 4-module 500 kJ system. Qv 0N = 20V has been brought
into the calculation. Table 5-5 shows the important system considerations with focus 
on the ideal (excluding switch) and real (including switch) values.
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Table 5-4 500 kJ system suggestion specifics
Module count N 4
Discharge time td 5 ms
Inductor value LT0T 8 mH
Required charge current I REQ 11 800 A
IS voltage and current 460 V short circuit current of 35 kA
Effective charge time tCH 455 ms
Total current (used for switch volume) 45 000A
Inductor ESR LESR 13.2 mQ
Inductor winding number 1 2 0
Conductor diameter 2  cm
Table 5-5 500 kJ system volume and efficiency
I S v o l + L v o l tC H trat T11S-L
Without switch 0.26 m3 400 ms 1.5 0.42 (exc.
switch)
With switch* 0.333 m3 450 ms 1.5 0.34
Q v o l (0.528+0.13+0.20) x 45 / 80 = 0.480 m 3
TOTAL
—I——-----------—------ ;— 1
0.333+ 0.480 = 0.813 m3
Using FZ600R65K.F1 and Qv o n  = 20 V and adjusting for reduced current requirement
The inductor specifics listed in Table 5-4 need to be incorporated into a usable 
device. Using the method of inductor modelling described in section 4.2.5 and the 
assumption o f balanced modules as outlined in section 4.2.4, it is possible to define 
the inductor dimensions and coupling specifically. No isolation considerations are 
made.
The inductor has a winding count o f 120. Allowing for some deviation from 
the exact Brooks configuration, the inductor is wound as 12 Pancake Coils (PCC) of 
10 windings each that are mounted directly upon one another. A pancake coil is one 
that is wound in a horizontal plane and appears flat. This method is assumed as it 
allows for comparatively simple processing o f MN (which for this system is a 
120x120 matrix) to represent a balanced four-module (4x4) system.
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The final inductor volume is 0.15 m3, which is just above that required by the 
optimisation procedure (a slight volume increase is required to compensate for the 
non-Brooks dimensions).
Table 5-6 500 kJ inductor normalised inductance values
Module # 1 2 3 4
1 1 0.9 0 . 8 6 0.84
2 0.90 1 0.9 0 . 8 6
3 0 . 8 6 0.90 1 0.9
4 0.84 0 . 8 6 0.90 1
All values are normalised to 550 |iH. Total inductance = 7.95 mH
5.10 Summary
This chapter analyses the volume models proposed in Chapter 4 and clarifies the 
dependence of the system volume and efficiency on E sTORED, s BP, trat, tCH, td , system 
modularity, switch volume and Qv ON.
Due to the as yet unclear specifications o f a final system and its requirements, 
this generalised approach -  of simply recognising and defining the volume 
dependence on some designer-controlled factors -  is considered best.
The inclusion of Qv 0N into the design procedure indicates that its effect is
not negligible. Also, it is not possible to include Qv 0N into the continuous model and
the alternative -  the discrete model discussed in this and the previous chapter -  is 
required to obtain results.
The approach assumed here is that generalised results and dependencies 
discussed in sections 4.3.4, 5.2, 5.3 and 5.5 to 5.8 that are mostly deduced from the 
continuous model are used for initial system considerations (all excluding the effects
° f  Qv o n )-
For quantified system values -  when specific technologies are recognised and 
implemented -the discrete model incorporating the effect of Qv ON can be used.
A system example is given using technologies specified in the relevant 
sections. It is clear that a system of volume under lm 3 is possible. This discussion is 
re-approached in the closing chapter o f this report, however.
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An important point is the high dependence o f the switch volume on the 
required discharge time td as demonstrated in Eq. 4-55; the inductor and IS volume 
are independent o f this value (as discussed in section 4.5.5). Definition of this time is 
subject to the designer. It is proven in section 3.3 that balanced inductors are required. 
The choice o f required discharge time is a criterion assumed in this project.





Design, construction and testing o f a prototype are presented in this chapter. The 
original contract specifies a 2.5 kV, 1.2 kA system. No specific pulse shaping or 
energy requirements are specified. The prototype design decisions follow the 
following route:
1. A minimum td of 1.3 ms is assumed.
2. Section 3.3 considers a module count o f 4 as optimum.
3. For a load current of 1.2 kA, the four modules require a charging current of 300A.
4. For a load voltage of 2.4 kV, a 2Q load is required.
5. The required inductor value (Eq. 4-53) is 42 mH.
6 . It is observed from section 3.3 that a balanced inductor system is required for a 
volume optimum.
7. The IS is composed of readily available batteries.
8 . The switches are required to conduct 300 A (1200 A / 4) for the required charge 
time and hold the full load voltage when off.
9. Charge time specifications would typically require some type of efficiency 
optimisation, as demonstrated in section 5.8. As efficiency is not directly an issue 
in the prototype, a typical charge time of 300 ms is arbitrarily chosen.
The focus o f the prototype construction is to research the applicability of IGBTs 
to the topology, validate the topology itself and to demonstrate the volume 
optimisation algorithm. However, use o f the design algorithms proposed in section 4.3 
results in a number o f practical difficulties. These are presented and model 
modifications (and the resultant ramifications) are discussed. A final system meeting 
the design requirements is proposed, constructed and tested.
The more relevant construction specifics -  particularly involving the inductor 
design and switch bank design -  are also presented.
Lastly, some results are documented and discussed.
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6.2 Volume model modifications
The continuous model of section 4.3 gives general results (such as front-end 
matching, Xr = 1.5) and gives volume optimums for continuous values of sb p -  
However, the continuous model is not suited to the inclusion o f Qv o n  into the 
optimisation procedure. Furthermore, IS dimension relations are not defined. That is, 
the IS is actually composed o f a bus of NP parallel units and Ns series units, each a 
dimensionless number.
Table 6-1 Volume protocol results
Matched*'* Matched*' * 
with Qv o n
With*'*** 1 With*'*** 1 
and Qv o n
S y ste m 1 2 3 4
V  O L TOt$ 361 431 861 1091
L vol 151 171 381 451
IS vol 2 1  1 261 481 641
Q vol 321 321 321 321
k o 1 1 7.5 5
tcH 0.3 s 0.32 s 0.31 s 0.3 s
trat 4.2 4.4 1.36 1 . 2 2
N 390 386 335 325
Ns 15 16 6 8
Np 0.1775 0.2205 1 1
L esr_tot 0.3 Q 0.275 Q 0.158 Q 0.141 Q
IS esr 0.3 Q 0.275 Q 0 . 0 2 1  Q 0.028 Q
Lrad 0 . 2 2  m 0 . 2 2  m 0.29 m 0.31 m
8 0.535 cm 0.557 cm 0.79 cm 0.85 cm
Lcond_area 22.5 mm2 24 mm2 49 mm2 57 mm2
a t l 0.26 K 0.25 K 0.06 K 0.04 K
* Using Espace 45G model with B a tty o L  =  8 /  and B a t tEsR = 3.5 m fi 
** Continuous or discrete model 
*** Discrete model 
$ Excluding switch volume
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It is shown in Chapter 4 that the module number does not effect overall system 
volumes, but it does effect the parallel and series makeup of the IS. As a result of this, 
the assumption of a continuous sBP, although useful for overall volume calculations, 
exercises limited control over the actual series or parallel IS makeup.
Low-energy systems or the utilisation of high energy density batteries could 
result in the requirement of non-integer battery number requirements; this is a 
potential problem for practical systems. The discrete model addresses these 
shortcomings.
For a matched load and continuous sbp, the results of the discrete model 
exactly match those of the continuous model (using the correct constant o f section 
5.1) with Q v on = 0 . However, use of the discrete model with front-end matching 
could still produce impractical results (such as a partial battery volume requirements).
If this proves to be a problem, the discrete model can be used to force the IS to 
be composed of only discrete unit values. However, examination o f Eq. 4-28 shows 
that this forces a non-continuous value o f sbp, and effectively limits the possible IS esr 
values to a few discrete values (while the inductor is still capable of any L e s r  to t)•
It is understandable therefore that the volume minimum can occur at some 
resistance relation kn ^ I. This has the implication that the continuous model is no 
longer valid under these conditions. Although not proven formally, it is assumed that 
use o f kn as the iteration parameter (running through a series o f kn for each possible 
combination of discrete NP and Ns) will still result in a practical system minimum, 
although this minimum will necessarily be higher than that assuming a continuous sBp 
and a matched front-end.
The discrete model is thus further divided into the matched and the unmatched
cases.
It is observed in systems 1 and 2 of Table 6-1 that the required battery 
combination is impractical and requires partial battery volumes. This is because the 
required current is far below the rated short circuit current o f the device; as discussed, 
this is peculiar to low-energy systems or systems incorporating specific power 
batteries. Systems 3 and 4 show results using the unmatched discrete model that uses 
the resistance relation modifier, kn , as a design iteration tool and the required charge 
time t CH  as the iteration objective. This will provide a less than optimum volume 
assuming a continuous sBp, but will provide for a minimum practical system volume.
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Inclusion of the switch on-state voltage (where Q v_o n  ~ 6 V for each module 
switch in the simulation) also results in appreciable system volume differences.














Fig. 6-1 Discrete model with 1, Np = 1 and Qy o n  compensation
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Fig. 6-1 shows the typical outputs of the discrete model tabulated in Table 6-1; 
the actual represented system is that of system 4. Not included in Fig. 6-1 are the 
inductor temperature, charge ratio tra, and inductor diameter graphs that are also 
generated by the Matlab simulation but are omitted here. All the information tabulated 
in Table 6-1 is read directly from such graphs for the relevant simulations with the 
relevant models. The resultant volume tabulated in Table 6-1 column 4 will not be the 
volume minimum (that is possible with a continuous IS), but will result in the 
minimum volume of a practical system; Ar still retains a value close to 1.5.
Fig. 6-1 (a)
This is the volume result. Shown in this result is the IS volume (as it linearly grows 
with a constant NP and linearly changing Ns) and the inductor volume, calculated 
from some power matching relation o f the front-end. For the matched system solution, 
NP is also changed during the simulation, but only the last -  and optimum -  NP is used 
to generate results that are displayed. It is also clear that the switch volume remains 
constant. A volume minimum clearly results.
Fig. 6-1(b)
Lesr tot is displayed here. The solid transverse line indicates the maximum allowable
ESR to result in minimum allowed back-end efficiency for a series discharge. It is 
used as a check; the transfer efficiency limit is set at 0.95.
Fig. 6-1(c)
Winding number o f the required inductor.
Fig. 6-1(d)
Resultant front-end charge time tcH of the system; it is used in this system as the 
iteration goal and set at 300 ms.
Fig. 6-1(e)
This is the required conductor diameter. It is used for inductor construction 
information. Inductor dimensions such as the inner radius are also generated in a 
similar graph (not shown here).
Fig 6-10)
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The volume ratio Ar , faithfully remaining at 1.5 despite the fact that the mathematics 
appears to render the continuous model inapplicable. Throughout Fig. 6-1 a stem plot 
shows the minimum volume and resultant system parameters that are required for this 
minimum.
6.4 Constructed system parameters
Construction o f the system as tabulated in Table 6-2 differs from the theoretical 
predictions of Table 6-1.
Table 6-2 Constructed system volume
System volume 2041
Inductor volume 1 0 0 1
Battery volume 721
Switch volume 32 1
Number of batteries 9 =  108 V
Winding number of Brooks coil 256
Inductor dimensions Brooks Dimension c = 20 cm
Inductor conductor dimensions area = 0.5cm2
Inductor conductor length 520 m
Inductor ESR 187 mQ
The main difference is in the inductor characteristics. Practical issues resulted 
in the construction of the inductor using Permoweld with 0.5 cm2 conduction area and 
bulky 1 kV isolation. Due to the modular nature o f the inductor, inter-conductor 
isolation should match the load. Thus two adjacent cables will be specified at 2 kV. It 
is understood that this value is under-rated and that higher voltage isolation -  
especially at pulse time-scales -  is viable.
The resultant LESR T0T is higher than that required and the constructed
inductor value is also lower than expected.
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Fig. 6-2 Full XRAM topology showing active components 
Table 6-3 XRAM topology breakdown
Device Description
Qu Q3 Powerex (Mitsubishi) CM400HU-24F. Module is a discrete IGBT with 
anti-parallel diode. Technology is trench-gate which allows low on state 
voltage (1.7 V at 300 A). Three are used in series to build up the required 
2.5 kV. Device x 6 , each rated at 1.2 kV and 400 A.
Q2 , Q4 Powerex (Mitsubishi) CM400DY-66H. Module is a dual pack (isolated) 
with anti-parallel diode per device. Device x 1 , each rated at 3.3 kV and 
400 A. Anti-parallel diode of Q2 conducts for a short while during the 
charge cycle; the others do not play a role.
Drivers The standard Mitsubishi M57962L driver is used.
D tx Semikron SKND150F12. Dual anode to anode diode module. Device x2.
D bx Semikron SKMD 150F12. Dual cathode to cathode diode module. Device 
x2 .
L1..4 Single brooks coil. 256 windings with four isolated and balanced 
modules. 0.5cm2 Permoweld cable and air-core. Module self inductance = 
2.1 mH.
IS Espace 45 G with 12V, 8  1 and 3.5 mQ per unit. 9 units used.
Load Salt water load. CUSO4 solution.
CsNUB J  ,3 Each full sharing snubber set composed o f three C q. Each C q composed 
of two parallel IECL 2pF 1000V box caps. No sharing resistors required.
CsNUB_2,4 Single Siemens MKV 0.22 ^iF, 3.4 kV GTO snubber cap.
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Fig. 6-2 shows the full XRAM topology of the prototype. Further component 
descriptions are given in Table 6-3.
6.5 Inductor construction
Practically, the inductor posed a challenge. It is large and correspondingly heavy, has 
an air-core and must be electrically modular. The Permoweld was chosen due to the 
ease of construction it would allow. The winding method chosen was to allow for a 
great deal of flexibility; 16 PCC layers were considered the best suited to all of these 
requirements. The winding number of each layer was reduced from 17 to 16 during 
construction. Final inductor dimensions fit those shown in Fig. 6-3.
20 cm 40 cm
Fig. 6-3 Inductor dimensions with PCC numbering
Fig. 6-4 Actual constructed inductor
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Inductor construction up to the stage depicted in Fig. 6-4 was performed 
through a private contractor. At this stage it is possible to determine the desirable 
PCC connections. In order to do so, the full inductor with its 256 coils can be 
modelled as an inductance matrix o f M 2 5 6X256 (section 4.2.5). Next, the 16 PCC coils 
were formed, which resulted in the PCC matrix o f form M]6xi6, with the diagonal 
representing each PCC self inductance and being equal, through symmetry. It is clear 
from simple symmetry arguments that to generate the required balanced Mn (section
4.2.5) where n = 4, a simple series connection o f the form tabulated in Table 6-4 is 
sufficient.
Table 6-4 Inductor module connections
Module 1 1 5 9 13
Module 2 2 6 10 14
Module 3 3 7 11 15
Module 4 4 8 12 16
Table 6-5 Inductance values (calculated / measured) [mH]
Module 1 2 3 4
1 2.11 / 1.96 1.98/1.94 1.93/1.88 1.91 / 1.86
2 1.98/1.94 2.11/2.00 1.98/1.95 1.93/1.91
3 1.93/1.88 1.98/1.95 2.11 /1 .96 1.98/1.94
4 1.91 /1.86 1.93/1.91 1.98/1.94 2.11/2.00
total 32 mH
Table 6-6 Coupling factors (calculated / measured)
Module 1 2 3 4
1
2 0.94 / 0.98
3 0.91/0.96 0.94 / 0.98
4 0.91 / 0.94 0.91 / 0.95 094 / 0.95
The resultant measured and calculated inductance values o f Table 6-5 are in 
reasonable agreement, with a 90% accuracy worst case. The reduction of the total
Prototype Results 6.5 152
Stellenbosch University http://scholar.sun.ac.za/
inductance value -  from 42 mH to 32 mH -  is as a result of the structural changes (the 
calculated values simulate the constructed inductor).
6.6 Switch bank construction
6.6.1 Device details and heatsink design
Heat sinking of the full commissioned system is worst case. Thermal steady-state 
considerations have little meaning, as the fire-repetition rate is around 8 shots per 
min; substantial heat-cycling will occur in this time frame.
Furthermore, exact thermal steady-state measurements of the prototype are not 
considered a prime criterion. However, the heatsink is required for simply mounting 
of the devices and a heatsink design is performed. Assuming that the heatsink is at a 
temperature with temperature difference of A Tsa sink to ambient, an average power 
output can be calculated.





SKMD 150 FI 2 
SKND 150 FI 2
Device type Single Isolated dual dual
Rated Vce 1200 V 3300 V 1200 V
Rated Ic 400 A 400 A 140 A
Peak Ic 800 A 800 A 2000 A in 10 ms
Qv o n  at rated Ic 1.8/2 .4  V 4.4 / 5.72 V 2.2 V
td (off) ; t f ; t0ff 0.6 / 0.3 / 0.9 ^s 2 / 1 / 3  us na
Re 0.078 °C/W 0.036 °C/W 0.2 °C/W
R 0 Rgrease 0.098 °C/W 0.052 °C/W 0.25 °C/W
VlSOL 2500 V 5000 V 4000 V
ATjs for DC 300A 53 / 70 °C 68 / 89 °C na
E qff 40 mJ 400 mJ na
The energy transferred to a device during the conduction stage is
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Q e _O N  ~  ^ C E  ' I  fina l I *CH K onst + e const
Assuming a worst-case charge cycle using three time constants, or a charge cycle with 
tral = 3, the energy transferred to the switch each cycle is
Q e ON =  ^ C E ^  final* Const +  e  )
(:2 + e-3)> 6-2
Q e _ O N  ~  ^CE^reqtC onst _  ' - 3  j
where
l - e ' ) -  6-3
For a charge time of 300 ms and tral = 3, tConsl = 100 ms. The dissipated energy now 
equals
Q e _ON ~  V c e I reqKff ’ 6-4
where teff= 2 \ 5  ms.
Table 6-8 Switch conduction losses
Device Losses
CM400HU-24F 300 A x 2.4 V x 0.215 s = 154.8 J
CM400DY-66H 300 A x 4.29 V x 0.215 s = 276 J
Comparison of the switching losses o f Table 6-7 and the conduction losses of 
Table 6-8 indicate that the turn-off losses are effectively negligible. This is expected. 
The average power dissipation requirements per device is given as
P av e  =  Q e  to t  ‘ fshots  6-5
Eight shots per minute is used here ; f shois = 8 / 60 = 0.133 Hz.
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Table 6-9 Average power dissipation of switches
Device Power dissipation (W)
CM400HU-24F 20.64 W
CM400DY-66H 36.8 W
It is desirable to mount all o f the switches on a single heat sink
6  x CM400HU-24F 123 W
2 x CM400DY-66H 73.6 W
Total dissipation *200  W
Table 6-10 Relevant heatsink technologies with natural cooling
Heatsink Width [mm] Length [mm] R t h [°C /W ]
Semikron P38 300 500 0 . 1 1 2  (single source)
Semikron P35 2 0 0 1 0 0 0 0.13 ( 2  -  source)
Assuming a ATsa = 30°C and a 200 W dissipation, a thermal resistance of 0.15 
is required. The chosen sink is the P35 model; this considerably eases switch bank 
construction as all the switches need to be mounted onto this single block. The sink is 
a flat-top mounting block with dimensions {w x I  xh )  2 0 0 x 1000x40 mm.
6.6.2 Snubber design
The sharing method is discussed in section 3.11.3. Eq. 4-48 with tdelay = 1 |is, Vdjf = 
100 V, 70= 300 A gives a required sharing capacitor value of 3|_iF per device. 2(iF
capacitors with the required current and voltage rating were available and C q  =  
2x2fxF = 4 (xF per 1.2 kV device was used. As a result, C sn u b _ i,3 = 1-33 (J.F.
Snubber capacitors for the 3.3 kV modules are used for precautionary 
measures only. No sharing is required, soft switching (turn-off snubbing) is not an 
issue and any load-induced over-voltages will be effectively compensated for by the 
larger capacitors o f Qi and Q3 . However, local loop inductances, modelled as the 
conduction path Ts w i t c h , may result in some overshoot. As a result a low-value 
capacitor is connected across the 3.3 kV modules. Assuming a local loop inductance 
of 250 NHK (worst-case return path o f 25 cm), a capacitor value o f 220nF result in a
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worst-case overshoot o f 320 V (using Eq. C-7). Practically, this overshoot was shown 
to exist, but is a great deal lower.
Worst-case TLoad over-voltage compensation is performed using Eq. C-8. A 2 
m co-axial cable is used as the load cable. Assuming worst-case conditions, a 4 m 
return path has an inductance of 4 (J.H. This will result in a worst-case overshoot of 
520 V for the first transient and then 360 V overshoot for the transients following that 
(due to effective doubling of the snubber capacitor). For the final system transient -  
where the system will be at a maximum of 2.4 kV -  a superimposed transient o f 360 
V is still within device ratings. The actual transient is observed to be over-damped, 
however, indicating that the load inductance is a great deal lower than expected and 
that the load appreciably dampens the oscillations.
6.6.3 Busbar construction
The busbar construction is of considerable importance, both in the prototype and in 
the final commissioned system. In order to determine how the devices are to be 
connected, an analysis is made o f the actual flow paths that result during 
commutation.
Different current flow paths exist during the different stages of conduction. 
Documented here is the analysis method performed for a single switch transient for 
Qi. The other transient analyses are similar and are not presented. Recognition o f the 
actual current flow paths is important, as the bus structure is not standard; throughout 
the transients, the currents commutate through different and varied paths. It is in our 
interests to lump these paths so that forward and return paths lie physically close to 
one another; this reduces stray inductance and EMI problems.
Three specific transient paths are recognised. Each switch transient involves 
commutation of the full charge current from the switch modules (and connected 
buswork) to the load. Each module’s switch elements are grouped and the local 
buswork (forward current and return current path) is lumped into a single transmission 
line element called Tswitch• Each switching transient commutates through a local 
buswork structure common to all the modules; this is lumped as Tlocal• The load path
-  parasitics in the load cables and in the load itself -  is further lumped as TLOad-
Fig. 6-5 displays the full XRAM topology and indicates the different current 
flow paths. In unbroken bold is the path where no current change takes place. In 
dotted bold is the path (forward and return) of Tlocal, which experiences an I0
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transient superimposed on the initial Iq. The fine dotted line represents the full T S w it c h  
current path, where current reduces from I0 to 0 A. The dot-dash line is the load path, 
or T Lo a d , which also experiences an I0 transient superimposed on the initial Iq.
Fig. 6-5 XRAM topology current flow path recognition
Fig. 6-6 Current flow path model
Fig. 6-6 displays the effective transmission line model of the current flow 
paths and indicates where in the circuit each component is located.
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BOTTOM
Isolation z 9 °  zH H
Fig. 6-7 Constructed system current flow paths and device placing
Fig. 6-7 shows the resultant construction method that was employed to reduce
-  and effectively localise to a recognisable area - T s w it c h ■ Shown is the current 
forward (TOP) and current return (BOTTOM) paths o f Qs and of the relevant diodes 
that commutate during this transient. Hatched areas are isolated bus-plates separated 
with standard G-l 1 isolation material. Fig. 6 - 6  shows schematically where these paths 
lie. In bold in Fig. 6 - 6  are the diodes that commutate in this transient. The other two 
(not bold) are conducting and experience no current transient.
Also included in Fig. 6-7 is an isolation marker. The 1.2 kV devices have an 
isolation voltage rated at 2.5 kV. It is possible that the collector o f Q3A and the emitter 
o f Q3C will experience a potential difference of more than 2.5 kV. The third device 
(Qxc) of the two series switches are placed on their own isolated heatsink. The emitter 
o f this device is connected to the relevant heatsink (this will also reduce the 
possibility o f capacitive coupling between the device driver and the sink). The battery 
negative terminal is connected to the major sink.
T l o c a l  and T l o a d  are not shown in Fig. 6-7. T lo c a l takes the form of two 
raised (15cm) bars, one linking the top diodes (those with prefix 7) and one linking 
the bottom diodes. T l o a d  is composed o f two meters o f coaxial cable (obtained from 
the AEC) and a low inductance CUSO4 solution load.
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6.6.4 Controller design
A custom ATMEL microprocessor-based controller board was developed for the 
control of the switches. The charge cycle is initiated with the closure of the all the 
switches. Current feedback is implemented through the use o f an appropriate LEM 
and a comparator is used for level detection. The current feedback signal proved very 
noisy, but was still useful (a watchdog is placed in the code to circumvent sensor 
failure). The IGBTs were discrete and required custom-built isolated supplies. Control 
is performed through the use of optical fibres. Control software failure was not 
considered. A standard boot-up / control hardware failure hardware check is also 
installed, which switches all the switches ON  except forr Qx. This could be altered by 
way of jumpers. The controller board is physically removed from the system to avoid 
possible EMI problems.
6.7 System results
This section documents system results incorporating load and source current and 
voltage waveforms. It is in the interests of the designer to validate the expected 
(simulated) outputs with measured values. Of interest is the source current magnitude, 
transient curves and total charge time. On the load side, load currents, load voltages 
and discharge variability are o f interest (at the required power levels). Individual 




Fig. 6-8 IS current measured and simulated
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The measured and simulated values of Fig. 6-8 are in good agreement (the 
simulated values are in this case generated using spice). Two important modifications 
were applied to the model. Firstly, the specified I S e s r  was measured to be higher than 
specified in the data sheets. For this measurement, the batteries exhibited a voltage of 
111.8 V, which translates to an energy capacity of 60% [81]. This increase in ESR is 
o f distinct interest to the designer; this is reconsidered in the closing chapter. Analysis 
o f Fig. 6-11 calculates an ESR per battery of 6 mQ, as opposed to 3.5 m fi specified 
by the data sheets (actually calculated from expected voltage drops for set current 
levels). The coupling factor is held at 0.96 (measured) and each inductor self­
inductance at 2 mH (measured). The resulting simulation closely matches the 
measured values.
6.7.2 Load discharge waveforms
The two outputs o f interest are the load power levels achievable, load power 
waveforms and delivered energy waveforms.
t[ms]
Fig. 6-9 Measured load voltage and current at full ratings
Variation o f the discharge power is determined by the value of the load 
resistor and firing delay time. Fig. 6-9 shows a peak power output o f just over 3 MW 
using a 2 Q load. Fig. 6-10 shows the voltage and energy discharge profiles for three 
different discharge schemes (each utilises different switching times of the relevant 
modules). O f interest to the designer is the extended discharge time that is possible, 
the lower power levels possible and the variation in energy discharge possible. The 
full inductor is a 32 mH device conducting approximately 330 A. This translates to a
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stored energy of 1 720 J. The total back-end transfer efficiency of the three profiles 
calculates to 93%, 92% and 86%. However, the use o f inductor modularity clearly 
allows for a controlled energy transfer rate.
t [ms] t [ms]
------------  measurer! ------------  simulated
Fig. 6-10 Output voltage and energy for 3 different discharge profiles
The switching times for these measurements were all synchronous with delays 
o f 30 fas, 200 jus and 1600 jus respectively, with a 6 (j.s delay between Q2 and Q4.
6.7.3 IS results
O f interest to the designer concerning the IS is the nature of ISESR during the charge 
phase. The design model assumes a constant ISESR throughout the charge cycle, at a 
known value. Analysis of Fig. 6-11 shows that ISESR does indeed remain constant 
throughout the charge cycle, although the current is not near the devices rated short 
circuit current o f 2 500A. However, it is observed that the ISESR value of 54 mQ
translates to 6 mQ per battery, which is higher that the specified value. This is 
because the battery is not at full charge; reference to [81] shows that the battery is 
near 60% charged. Such a dependency is important if  ISESR is used as a design 
variable in the system optimisation protocol discussed in Chapter 4.
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t[s]






Fig. 6-12 Load characteristics during discharge cycle
Modelling o f a salt-solution load is subject to so many parameters that the 
empirical approach used here is considered the best. It is observed that from Fig. 6-12 
that the resistance is dependent on the load current, particularly at low currents. The 
long resistance reference is to the large charge time step trace o f the left-hand side 
graph and the short refers to the other.
This has little effect on the testing of the circuit, however, and is included for 
the sake of completeness. It is observed that the load resistance changes as a function
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of the load current; exact load value prediction is not required and the average value 
at high current, shown at 2  Q, is sufficient.
6.7.5 Switch voltage sharing results
Switches Qi and Q3 are composed of three serially connected 1.2 kV devices. 
Capacitive sharing across the devices has been implemented.
Fig. 6-13 shows the voltage sharing across the three devices. As observed, the 
sharing is effective in providing for a maximum voltage difference o f 40 V. 
Superimposed on this voltage (when the devices are switched) is the IS voltage.
Fig. 6-14 shows the voltage sharing across the three devices of Q } . The 
maximum voltage difference -  for the full load voltage of 2500 V -  is 15 V.
t [us] t [|is]
Fig. 6-13 Switch Qi voltage sharing
t [M-s] t [|is]
Fig. 6-14 Switch Q3 voltage sharing
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Of interest to the designer are the voltage and current transients that occur in each 
switch module. Each transient occurs in a switch group including the opening switch 
(the IGBT), the two freewheel diodes and the snubber capacitance, composed of the 
snubber capacitance o f the current switching module and all the already switched 
modules, or the CCOM of section 3.5. The switching transient follows a path as
documented in section 3.5.
It is assumed that the IGBT switches instantaneously and that during the 
transient, the inductors current remains constant. When switched, the conduction 
current is passed to the device’s snubber capacitor. The voltage will rise linearly until 
the diodes in the module freewheel path commutate. From this point on the load 
appears as resistor in parallel with the compound snubber capacitor; current 
commutates through the diodes, reduces through the capacitor and increases in the 
load.
The readings shown here show voltages across the IGBT, the sum of the 
voltages across the relevant diodes and the switch current; current commutating out of 
the switch is the same as that commutating into the load. The load current is thus 
processed to represent the switch current for each transient. The load current is, 
however, only representative o f the switch current around the switch cycle, and must 
be ignored for all other times for each graph.
Switch Qi commutation transient
Fig. 6-15 displays the relevant switch transients for switch Qx (measured from the 
emitter of QIC to the collector o f Q IA). Shown is the switch voltage for all the 
switching transients. The device current shown is measured at the load and is valid (in 
this instance) only before the switch transient till just before the next switch transient.
The diode voltage measured is the sum of the designated diode voltages. The 
initial voltage level o f 108V confirms the bias-point analysis performed in section 3.4. 
It is observed in the close-up that a small voltage bump occurs on VCE QX and on the
diode voltage. This phenomenon is better displayed in Fig. 6-18. The simulations are 
performed using the model o f 3.5 with the following parameters: Csnubj  = 1.33 pF, 
Ccom = 1-33 nF, Rl = 2 Q, Ie ,=  330 A, I,N, = 108 V.
6.7.6 Switch commutation waveforms
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t[ns] t[ns]
--------------  simulated --------------  simulated
Fig. 6-15 Switch transients for Q x
It is observed that there is fair agreement for the diode and IGBT voltage; the 
transient is too short to obtain accurate comparative results. Better correlation is 
observed in the other transients. V Ce qi exhibits a peak, which is not modelled. This is 
a direct result of the load inductance (it is observed that the current also takes longer 
to commutate than expected), which is not included in the transient model.
Switch Qj commutation
Fig. 6-16 shows the switching transients of switch Q3. Switch Q3 is switched for 
switch cycle 2; this is performed to enforce balanced discharge. The measured 
quantities are analogous to those o f the first switch cycle. It is observed that the 
simulations more accurately match the measured data; in this case the snubber 
capacitor controls the voltage rise during most o f the transient and as a result the 
model is valid for a longer period. The simulations are performed using the model of 
section 3.5 with the following parameters: C sunb j  = 1.33 (J.F, C c o m  = 2.66 JJ.F, RL = 2 
Q, IQI= 320 A, I,N, =  640 V.
It is observed that the effect o f the load inductance is substantially reduced; 
the increased compound snubber capacitance mitigates its effect o a great degree, 
although one might expect to see a more pronounced effect.
O f interest here is the measured high-frequency ripple that is superimposed on 
the major transient. This ripple is also observed (to a lesser degree) on the load, which 
indicates that the load inductance is lower than expected and that the load assists in
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damping the oscillations. This ripple effect will only occur for this and the following 
transients.
t[ns] t [us]
-------------- simulated --------------  simulated
Fig. 6-16 Switch transients for Qi
However, analysis of the waveforms shows that the if the oscillation is due to 
a local loop inductance its value must be over 30 |xH (calculated from the graph). This 
high value is very unlikely. It is shown in section 6.7.7 that the likely cause of these 
oscillations is the stray capacitance of the inductor source.
Switch Q2 commutation
Fig. 6-17 shows the transients of switch cycle 3, or the switching transients for Q2. 
The description o f this switch transient is analogous to that o f the preceding sections 
and is not repeated. The simulations are performed using the model o f section 3.5 
with the following parameters: C snub j  -  220 nF, C c o m  -  2.88 |oF, RL = 2 Q, I q j =  300 
A, I/ni = 1270 V.
This transient model is only valid for 6 fxs, up to 52 |_ts. After this, Q4  switches 
and the transients change. However, it is observed that the simulations are in good 
agreement with the results.
O f interest again are the high-frequency oscillations observed on V c e _q2- A s  
these oscillations are also observed across Qi, it is unlikely that it is the result o f only 
the module local loop inductances as if  this were the case they should only occur 
across Q2.
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Of interest to the designer is the fact that no over-voltages or unpredicted 
diode commutation will result and that the load wave-shape is not corrupted (which 
from measurement we observe it is not). The IGBTs do not experience over-voltages. 












Fig. 6-18 Switch transients for Q4
Fig. 6-18 shows the switching transients o f switch cycle 4 and of switch module Q4. 
The description o f this switch transient is analogous to that o f the preceding sections
Prototype Results 6.7 167
Stellenbosch University http://scholar.sun.ac.za/
with one important difference. Section 3.7 discusses the issue of timing for the 
switching of Q4. The issue is that for a coupled and balanced system, the third switch 
configuration results in unbalanced inductor discharge. As a result, energy transfer 
between modules takes place and the current o f inductors Li and L2 drops faster than 
that of the still linked L 3 + L 4 . It is in the designer’s interest to limit this imbalance. 
Although this phenomenon is not verified experimentally, measured results 
documented in Fig. 3-6, where a comparable effect is modelled and measured, imply 
that the system modelling is accurate. Using an allowed imbalance o f 20% (defined in 
section 3.7), and the measured system variables of RL = 2 Q, L = 2 mH and k = 0.96, 
stage 4 must be switched within 5.4 jas. 6 |is delay is used in this test-run. However, 
this short switch delay is faster that the other system transients; switch cycle 3 is still 
busy. Effectively, this results in a relatively complex discharge path. This 
phenomenon is not modelled other that to state that no instabilities occur during this 
time; the diodes o f switch cycle 3 have already commutated, but the compound 
snubber capacitor has not reached steady-state voltage. Modelling the load as a 
parallel connection of the snubber capacitors and the actual load resistor shows that, 
while there is some energy-interchange on the load side during this phenomenon, no 
unstable situations can develop at the source side, composed of the storage inductors 
and the switches, as it has effectively completed commutation in the first 2 |as (refer 
to Fig. 6-17).
The switching model also undergoes a minor change. Due to the persistence o f switch 
cycle 3, the load voltage is actually changing during the commutation of Q4. Thus the 
diode’s starting voltage and the switch’s ending voltage (signifying the end of the 
commutation time) will differ. During this stage the diodes are not yet commutated 
and V ce_q4 rises linearly; it will rise until it matches the load voltage. There are no 
important ramifications of this small model difference and it has been incorporated in 
the simulated trace o f Fig. 6-18.
6.7.7 Diode voltage consideration
Only the relevant diodes of switch group 4 -  diodes DT4 and DB3 -  are considered. 
The effect is also applicable to the other diode groups.
Shown in Fig. 6-19 is the voltage across diodes DT4 and DB3 and the sum of 
the two. Fig. 6-18 uses the sum for switch transient analysis purposes. It is observed
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that while the sum of the voltages is predictable -  and thus controllable -  the 
individual diode voltage is unpredictable.
Analysis of Fig. 3-12 for the four transients shows the origin of these 
oscillations. Analysis o f switch cycle 1 (Fig. 3-12(a)) shows that diodes DT4 and DB3 
are effectively in series (Q4 is conducting). The series connection is in parallel to the 
load, which acts as a voltage level clamp. Average voltage levels are apparent; the
voltage loop D n -  L -L2 - L 3 -  D T4 -  D n , where DTi is conducting
and v,, = vL2 = v/3 = vL4, shows that one would expect a voltage of — v, , across DT4.
4
Likewise with voltage loop D B4 — L4 — D Bi -  D B4, where DB4 is conducting, DT3 will 
have a voltage o f ~^vload. Reference to Fig. 6-19 shows that these average values are 
correct.
t[ns] t[ns]
Fig. 6-19 Diode voltage comparisons
However, it is observed from Fig. 6-19 that large voltage oscillations occur across the 
diodes. In the close-up on the right of Fig. 6-19, it appears that VB3 experiences an
initial condition and that when DT4 turns off, the two voltages somehow resonate. The 
initial condition observed with the diodes is explained in section 3.7 and in Appendix 
A. It is the result of the initial current imbalance during the charge cycle; during the 
current imbalance, D T4 is conducting current and is necessarily on. This leaves only 
D bj to hold the full commutation voltage. Use o f Eq. A-8 predicts a current
imbalance convergence time for this condition at 1.5 p.s. It is measured at 2.5 (is. The 
close agreement o f these results lends credibility to the argument.
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It is unlikely, however, that the resulting resonance is the result of the terminal 
capacitances o f the diodes as the resonance frequency is low. The inductor voltages 
during this time-span are given in Fig. 6-20. It is observed that the current imbalance 
convergence results in relatively high negative voltages experienced by inductors L2 
and L}; this is also predicted in section 3.7 and in Appendix A.
t[ns]
Fig. 6-20 Measured inductor voltages
Unexpectedly, however, the inductor voltages exhibit this same voltage 
resonance. An ideal inductor can experience a discontinuous voltage step; ideally, the 
voltages of Fig. 6-20 should experience the initial transient but then snap to the 
steady-state values when diode DT4 starts conducting (this is demonstrated in the 
simulation of Fig. 6-21).
Some unmodelled capacitance in parallel with the inductor causes this 
resonance.
The inter-winding capacitance of the inductor is roughly calculated. With a 
conductor length o f 500 m, a conductor width of 1 cm and an inter-conductor distance 
o f 0.5 cm and assuming that two sides of each conductor play a role in the 
capacitance, the total inductor capacitance is calculated as
A 500-0.01
CAP n n -s r l l
0.005
6-6
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t |> s l t[ns]
Fig. 6-21 Simulated and measured resonance of inductor capacitance
Simulation using spice and simply connecting a capacitance o f 2.5 nF across 
each inductor gives inductor voltages shown Fig. 6-21.
On the left o f Fig. 6-21 is the simulated inductor voltages for the ideal case 
(zero capacitance) and the derived case. It is observed that the inclusion of this 
capacitance alone results in large oscillations. Comparison of the right-hand graph of 
Fig. 6-21 o f measured and simulated waveforms are in remarkable agreement 
considering the crudeness of the simulation.
Examination o f Fig. 6-19 shows that when the last two switch stages occur 
(this is just before the diode voltages fall to zero on the left-hand graph of Fig. 6-19), 
oscillations occur that increase the diode voltage above that expected; this could result 
in diode over-voltages and device failure. Examination of Fig. 3-12(c) shows that 
during this transient, an unbalanced discharge is also occurring. The phenomenon 
appears to be related to this occurrence.
It is assumed that inclusion of capacitors across the diodes will reduce the 
magnitude o f the oscillations (according to Eq. C-7). This method of over-voltage 
mitigation is not verified experimentally, however.
6.8 Summary
It is apparent that the volume models are limited in predicting valid practical systems. 
This is due to the fact that the sub-systems are not continuous functions of volume. 
This situation will only occur if  the system is o f low energy or if  the battery 
technology used has a high specific power, however. For large energy systems the 
continuous model will make more accurate predictions.
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A modification of the discrete model is presented that circumvents this 
requirement o f continuous elements and allows for practical volume calculation. It 
should be kept in mind that this model is originally derived from the discrete model 
which -  in its simplest form -  provides identical results to those of the continuous 
model and that proposed by Soreq.
An example of the design algorithms outputs is given (in Fig. 6-1) and a table 
comparing the effect of the system modifications of, in particular, the inclusion of 
Qv ON is also included. Its effect is shown to be appreciable.
Various applicable construction considerations and details are given.
Relevant results are shown, documenting the necessary electrical stability 
concerns discussed in the previous chapter. The list of important results are as 
follows:
1. It is observed that the series connection of IGBTs is possible.
2. All the discharge modes are presented.
3. Current imbalance measurements and predictions are shown to agree.
4. Stray inductances are shown to be minimal and not o f too great a concern.
5. Stray capacitance is shown to o f concern as regards the voltage ratings o f the 
diodes.
6. The system is operated at full power.
7. An example is giving showing the variable energy transfer pulse shapes possible.
The system has matched all required specifications. These can be listed as follows:
1. The use of semiconductor switches (although underrated) in long charge time 
inductor-based PFNs is validated.
2. The use of a coupled modular storage element (and value prediction) is validated.
3. The volume algorithm proposed in the preceding chapters is validated.
4. The transients and switching behaviours are all stable and predictable.
5. Pulse shaping is performed using delayed switching of the modules.
6. The required 2.5 kV and 1.2 kA voltage and current levels were achieved, 
resulting in a 3 MW controllable output pulse.
The prototype is used to demonstrate that a modular, inductive storage, volume- 
optimised system can be constructed according to definable volume and electrical
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models. Although scaling of the system is a definite issue, it is proved -  in principle -  
that the algorithms discussed and proved in this report are correct.
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CHAPTER 7
PWM OF AN INDUCTIVE STORAGE PFN
7.1 Introduction
7.1.1 What is pulse width modulation?
Pulse width modulation (PWM) of a signal generally involves the approximation o f a 
waveform through a train of discrete pulses, where the width o f each pulse is tailored 
so that the effective average of the train matches the desired waveform. Application of 
such a scheme for millisecond pulse forming is only made possible through the use of 
fast switches, so that the resulting switch transients do not adversely affect the 
required output pulse shape and the switching losses do not become excessive.
7.1.2 What advantages can be gained through PWM?
According to section 3.3, the full system volume is independent of module number. 
This implies that any output pulse shape is achievable. However, section 3.3 shows 
that the usable switch states (that is, the output levels available for pulse forming) is 
related to the module number by the relation
n = _ 7-1
Thus, as the required pulse shaping increases in complexity, the required 
module number increases with an exponential relation.
However, this is limited practically as an increase in module number will 
invariably result in increased peripheral system requirements (additional bus- 
structures, interconnections and sub-system complexity) and cannot go on 
indefinitely. Thus it is still in the designer’s interest to keep the module number to a 
minimum.
PWM of the output pulse shape will allow improved control o f the rate of 
energy transfer to the load over a non-PWM modular system. This chapter 
demonstrates accurate pulse forming with the use o f only two modules.
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7.1.3 What are the relevant issues behind PWM?
When PWM is used in an inductive storage millisecond PFN, the actual storage 
inductor switches from a combined series discharge state to a parallel discharge state 
and then back again, as demonstrated in Fig. 7-. Fig. 7-(a) shows the equivalent circuit 
and the active elements. Fig. 7-(b)-(d) shows the progression o f the different 
switching states and Fig. 7-(e) and (f) shows the resultant power and energy transfer 
wave-shapes.
During switching (both on and off), it is of interest to note the electric stresses 
placed on the switch itself, discussed in the next section, and the effect of balancing of 
the inductor currents, discussed in Appendix E.
Through the correct sequential timing o f these discharge states, it is possible to 
match a required power or energy discharge wave shape. These control issues are 
discussed in section 7.3.
(a)
(e) (f)
Fig. 7-1 PWM circuit equivalent
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7.2 Switch waveforms
The transient between the states o f Fig. 7- (b) and (c) (turn off) is the same as that 
discussed in section 3.5. To briefly recapitulate with reference to Fig. 7-, the switch is 
modelled as a linearly decreasing current source. While commutating, current is 
passed to its snubber capacitor CSNUB QPWM and the combination of these two elements
determines the voltage rise VCE QPWM . When equal to VRL, the diodes D B and D T are 
forward biased and current commutation into the load commences. As Qx (not shown 
in Fig. 7-) has already switched, its snubber capacitor CSNUB Ql and that of QPWM , 
CSNUB QPWM , combine to form the compound capacitor o f section 3.5, which assists in
shaping the commutation transient.
It is observed that for a worst-case approximation, the switch is subject to 
waveforms associated with an inductive load with no snubbing. Other effects 
concerned with this transient -  such as inductor imbalances -  are not of immediate 
importance; they are dealt with in Chapter 3 and Appendix F and not repeated.
The turn-on switch cycle has not been considered yet and is presented here. 
This is the transient that occurs between the states o f Fig. 7-(c) and (d).
The switch QPWM is modelled as a linearly decreasing voltage source during its 
turn-on cycle. Fig. 7-2(a) shows the switching waveforms assuming that the load is 
only resistive and no snubber circuitry is involved. As Q PWM commutates (and defines
its voltage drop), current commutates through the switch in a linearly increasing 
fashion and similarly decreases in the diodes. When the diode current reaches zero, 
the diodes are reverse biased and Fig. 7-(d) represents the system. From this time on, 
the load appears inductive and the waveforms are as shown. If the snubber capacitor 
is included in the consideration, the waveforms appear as shown in Fig. 7-2(b). The 
time ton is the same for both cases Fig. 7-2(a) and Fig. 7-2(b) as it is defined by the 
switch
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Fig. 7-2 Switch waveforms
alone; if  a capacitor-only snubber is used for Q PWM , then the energy stored in the
capacitor will necessarily be dissipated in the switch. Other snubber methods can 
prevent this. The compound snubber of section 3.5 is at this stage composed only o f 
CSNUB QX. If the time constant RLCSNUB Q] is appreciably larger than the switching
time ton, the load can be viewed as a ‘stiff voltage and the switching waveforms will
appear as if  the load is inductive and the switch is switched hard. Thus at the moment 
o f commutation, the diode pair will snap off; current will immediately conduct 
through Qpwm and the voltage rise across the diode will equal Vload -  VCF QPWM .
Of importance is the diode voltage that occurs at this stage. It is observed that 
the combined diode voltage can possibly reach the switch’s off-state voltage (as 
opposed to half this value as determined in Fig. 7-2(a)).
It is shown in Appendix E that, if  a current imbalance occurs during the 
parallel discharge state, which is probable, then the current imbalance must converge 
to zero before the stage o f Fig. 7-(d) exists. The current imbalance is small and its 
effect on the source to load energy transfer is negligible. However, while it persists it 
will force one of the diode pair to conduct. This means the other diode must hold the 
full voltage during turn-on of the switch. Thus the diodes must have a voltage rating 
equal to the switch.
For the prototype used in a two-module configuration, L = 8 mH and M  = 7.68 
mH and for RL = 1 Q, the expected time of convergence for a 5% current difference 
(where I REF= 1.05) equals 16 us. The 3.3 kV switch is used as Q PWM , which means
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that ton = 1 fas. The load side time constant taking CSNUB 01 = 1.33 pF into account is
equal to 1.33 p.s. Although the load side time constant is fast, a worst-case assumption 
can be made that a single diode may have to hold the full load voltage when the load 
is at its highest voltage value. This limits the load voltage for this research to 1.2 kV.
7.3 Synchronous open loop control strategy
It is assumed that the discharge states can be modelled as constant voltage values (as 







a 5 O+ a+
t(k-i) t(k) Kk+1)
Fig. 7-3 Decay approximation
The control strategy can be described as synchronous as the period time At of Fig. 7-3 
is held constant. The duty cycle D  is less than one and the inductor current level I,  
changes for each period. It is clear that the above waveform can be written as a 
difference equation. The instantaneous power level P(k)  at the load at the time t(k)
equals P{k) = RLI load\ k ) .
For the time period t(k) < t < t(k) + D (k )A t ,
I lo a d  D (k) ~  1 1  ( ^ )
P(k)D(k) = RLI , 2  (k)D(k)  ,  7-2
m Dik) = RLI  , 2 {k)D(k)dt  
and for the time t (k ) + D(k)At < t < t{k) + (1 -  D (k) )A t ,
1 load ( ^ ) l - D ( k )  ~  2 ^ /  W
P { k \ - D (k )  ~  R l 4 I , 2( k ) ( \ - D ( k ) )  . 7-3
E(k)^Dik)= R L4 I 2(k ) ( \ -D (k ) )A t
The average load power PAVE (k ) for the time interval At starting at t(k) is given as
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P AVE ( k )  =




PAVE(k) = RLI , 2( k ) ( 4 - 3 D ( k ) ) .  7-5
It is required to determine the required duty cycle D(k)  (the output function) 
from the given PAVE{k) (the input function) and measured or calculated I , ( k ) .
It is clear that some feedback is required in the form of I , (k ) .  As no feedback 
is used in this example, it is necessary to predict this value. This is performed through 
the use of the energy stored vs. energy dissipated equation. The instantaneous energy 
stored at time t{k) equals
E(k) = U STI , 2(k) . 7-6
The energy transferred to the load in the time duration At starting at t(k) 
equals PAVE (k )A t , which equals
^transferred {k) = [RLI 2{k){4-3D{k)))At.  7-7
The instantaneous energy at time t(k + 1) is thus equal to
E(k + \) = ± L STI , { k  + \ )2 = ± L STI I(k)2 - { R LI , ( k ) 2(4 -3D (k ) ) )A t , 7-8
which can be rewritten as
I , {k  + \)2 = I , \ k ) 1 -
2A t
( 4 - 3  D(k)) 7-9
where r  = — . The average power PAVE (k +1) at t(k + 1), using Eq. 7-5, equals 
r l





I , (k) is substituted, again using Eq. 7-5, to rewrite Eq. 7-10 as
P ave  (k + )^ = PAVE (k)
4 - 3 D ( k  + \) 2A t
(4 -3  D(k)) 7-11
4 - 3  D(k)
In this example, it is in the designer’s interest to determine the required duty cycle 
D(k)  from PAVE(k) ,PAVE{ k - \ )  and D(k - 1), where the required discharge power is 
the goal. Thus Eq. 7-11 is processed to give
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where k has been shifted one step back to allow prediction of the current value at 
time t (k) as a function of that at time t(k - 1).
The control method adopted here is to define a desired power transfer curve 
PAVE (k ) and assume an initial duty cycle D (0 ), calculated from Eq. 7-5 for 7(0) the 
initial discharge current and PAVE{0). From this, Eq. 7-12 is used to generate a look­
up table of duty cycles for all the remaining steps. For non-applicable values of D(k)  
(values less than zero and greater than 1), a limit function must also be incorporated.
This is analogous to the discontinuous area o f operation. This is especially 
important if  open loop control is performed, as it is apparent from Eq. 7-12 that if  a 
constant power is required, the duty cycle calculations become independent of the 
required power. The duty cycle is dependent only on its initial value, which must 
come in at the correct time.
The transient times discussed in the section 7.2 are used as ‘dead time’; no 
switching can occur within this dead time. It is observed as well that it is not 
necessary to include the convergence time into this buffer as switching of the states 
before the currents converge will have no effect on the system’s functionality. For the 
prototype, this translates to a safe dead time of about 3 jus. It is further observed that 
this algorithm is applicable to coupled and uncoupled systems as only the total storage 
inductor value Lsr is required for control calculation purposes.
7.4 Algorithm verification
The prototype is configured to a 2-module system. The first switch is Qx of the initial 
configuration. When this switch is switched, it remains off and the control algorithm 
is initialised. Switch Q4 is reconfigured to act as QPWM . The full 32 mH inductor is 
used, representing a 32 mH in the series discharge state and 8 mH in the parallel 
discharge state. A load of 1 Q is used; this has the advantage of allowing for a longer 
discharge period and keeps the load voltages low. The synchronous open loop control 
method is used with the goal function P  equal to a constant value of 10 kW (this 
translates to a constant average current o f 100 A).













0 1 3 5 7 9 11 13 15 17 19 
k = t[m s]
Fig. 7-4 Duty cycle vs time steps
The charge current is chosen as 100 A. The switching frequency is chosen 
arbitrarily at 1 kHz. The required duty cycle is documented in Fig. 7-4. Each duty 
cycle is applicable for the duration following it (so the duty cycle at k = 0 is 
applicable to the time duration 0 ms > t >  1 m s ).
It is observed from Fig. 7-4 that for the first interval -  for k = 0 or at t = 0 ms -  
the duty cycle equals 1. This means that the series discharge state is equal to or too 
large for the required power level. The duty cycle changes continuously until k = 11; 
from k = 12 on, the duty cycle is zero which means the parallel discharge state 
provides just enough or too little current to retain the required power level. Fig. 7-5 
shows the measured output voltage level compared to that predicted with using the 
mathematical model; the result are in good agreement.
It is clear that in the first time segment the duty cycle is 1 (the series discharge 
state is retained throughout the time step) and that after the 11th cycle (from the 12th 
millisecond on), the duty cycle is 0; the parallel discharge state remains switched. 
Thus active shaping of the output pulse is thus only possible for these first 11 ms.
Fig. 7-5 shows the resultant average power during the discharge cycle. Both 
readings are generated from moving average calculations of the instantaneous power 
levels. The required power level is 10 kW; good agreement between measured and 
predicted values is apparent. Although the signal appears noisy, comparison with Fig. 
7-6 shows that the actual goal -  that of constant energy injection into the load -  is 
well matched.
1-------1-------1-------i-------1-------1-------r
i . . . I  i .  i
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t [ms] t [ms]
Fig. 7-5 Predicted and measured load voltage and power
t[m s]
Fig. 7-6 Predicted and measured energy transfer waveforms
The three traces of Fig. 7-6 show the resultant transferred energy wave shapes. 
The Matlab trace is that discussed represented in the above sections. The spice model 
uses the required duty cycle values and simulates the system. It is clear that the 
predicted transferred energy is higher than the measured or spice simulated results; 
this is most probably due to the approximation o f constant level discharge made in 
section 7.3. Agreement between the predicted and measured values can be improved 
through increasing the switching frequency or the development of a more accurate 
model.
It is observed, however, that the measured and spice-simulated values are in 
very good agreement; the transferred energy follows a linearly increasing path.
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7.5 Summary
It is observed through modelling of the relevant transients that it is possible to PWM 
the output pulse shape as proposed in this chapter; the series discharge, parallel 
discharge and intermediate transients are all stable and any imbalances that occur die 
naturally. It has been observed that the diodes must be rated (voltage) equal to the 
switches.
A preliminary synchronous open loop control protocol is suggested and 
verified. Further work on an applicable protocol should be performed, however. Fig. 
7-6 shows that there is good agreement between predicted and measured values. It is 
thus proven that PWM of the output pulse to achieve a desirable energy transfer rate 
is possible. Exact determination of the advantages o f PWM of the output waveform 
over the use o f discrete modules is not approached formally. Certain cases can be 
discussed, however.
If the energy needs to be lumped towards the end o f the discharge cycle, for 
instance, a 4-module system will better achieve this. For pulse shaping during the 
main discharge length, it is clear through comparison of Fig. 6-10 and Fig. 7-6 that a
2-module PWM'ed system is superior to even a 4-module discrete system. For a 
balanced system, there is no switch or system volume gain from reducing the module 
count. However, increasing the module number will in practice result in issues that 
effectively increase the system volume (not appreciably, however); thus system 
complexity is reduced (not control complexity) and pulse forming capabilities are 
increased through the use of PWM.
Implementation of PWM on an actual system will require some scaling 
considerations. It is observed that active control o f the output pulse is 11 ms. A 500 kJ 
system will require a controlled discharge time of around 5 ms. Thus it seems 
plausible that for similar results and controllability, the switching frequency should be 
around 2 kHz. This is a reasonable switching frequency for high-power silicon 
switches.





This thesis conducts a study of volume-optimised inductive storage supplies 
applicable to ETC loads. The major results are summarised in the following list:
1. A modified XRAM topology original to this thesis which requires less volume 
than its standard counterpart is presented and analysed. Circuit functionality and 
component stability are analysed and it is proven that the circuit is a viable option, 
with the requirement that the load itself incorporates some voltage protection.
2. As volume concerns are a prime system criterion, a volume model and a number 
of variations are presented.
3. A low-energy prototype is constructed and the electrical analyses and volume 
model are validated.
4. A hypothetical full-ratings system using contemporary technology is presented.
5. Lastly, a novel PWM pulse forming technique that allows for better pulse shaping 
with no increase in system module number is presented and validated.
A more in depth summary of each chapter is now presented.
Chapter 2 performs a background study on the broad issues around electric gun 
systems and isolates system criteria applicable to this project. International projects of 
the last decade are presented, with the aim of researching the most applicable 
topologies, sub-system technologies and performance envelopes. Research conducted 
under Soreq from 1989 to 1997, documented in international journals and 
publications, is chosen as the model to base this research on.
Chapter 3 presents the standard XRAM and modified XRAM topologies and 
describes the topological and functional differences between the two. The relevant 
switching and discharge states are analysed and possible problems identified. It is 
shown that all the states are sufficiently stable and that the effects of parasitics and 
possible device value inaccuracy are predictable and controllable. Specific concerns 
including thermal stability o f the switches, voltage-sharing issues, control and
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instrumentation issues and fault situation handling are analysed and limit envelopes 
are generated.
Chapter 4 presents the existing volume model developed by the Soreq team. Slight 
improvements are made on this model to make it more general and an alternative 
model is developed that incorporates parameters not possible with the Soreq or 
continuous model. Specifically, it is shown that the new model can incorporate the 
effect of Qy ON, which has a non-negligible effect. Additional variations o f the model
discussed in Chapter 6 can also deal with non-continuous sub-system parameters, a 
requirement that is shown to be necessary in certain cases.
Chapter 5 draws general results from the above volume models that are applicable 
to the performance envelopes considered. General results, including the effect of 
modularity, energy required, battery technology, system charge time and some other 
applicable parameters on system volume and front-end efficiency are drawn up. 
Lastly, a 500 kJ system suggestion, including sub-system details incorporating 
thermal and electrical stability of the circuit, is made. It is shown that using 
contemporary technologies and semiconductor switches, it is possible to build a 
system of volume under 1 m3.
Chapter 6 discusses the design, construction and testing o f a prototype with 
ratings o f 2.5 kV and 1.2 kA. Full ratings were achieved.
Chapter 7 introduces a novel PWM-based pulse forming scheme and validates its 
applicability to inductive storage supplies through experimentation.
8.2 Scalability concerns
8.2.1 General scaling considerations
The prototype is electrically characterised with ratings o f 2 kJ, 2.5 kV, 1.2 kA. A 500 
kJ system will be rated at 500 kJ, 20 kV, 40 kA (according to section 5.9). This 
translates to a ratio o f 250:8:33. The energy statistic is, however, misleading; of prime 
concern are the voltage and current statistics, as the size o f the inductive store will 
further determine energy storage capabilities.
The circuit topology and volume optimisation algorithm are sufficiently 
validated through the design o f the prototype. There is no reason to doubt the validity 
o f this topology or optimisation procedure for any scaled system design, theoretically 
unlimited in most respects (except, as shown, if  the sub-system components are not
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sufficiently volume-continuous). This concern is system specific. Each subsystem is 
now considered independently.
8.2.2 Inductor scaling concerns
For the inductor, isolation, thermal, strength and fringe field considerations are 
important.
1. Design o f the prototype shows that inclusion o f isolation can result in excessive 
volume increase. However, the prototype does not focus on this aspect and it is 
assumed that sufficient isolation could be incorporated with minimal volume 
increase.
2. The thermal stability has been shown to not be a serious issue, and only minimal 
(if any) considerations need to be made.
3. Ref. [10] discusses inductor strength, where it is shown that for volume-optimised 
systems there is no problem.
4. Coupling between an air-core inductor and its surroundings may present a serious 
problem. This has not been considered in this research.
8.2.3 IS scaling concerns
Assuming that the IS technology is sufficiently modular, it is assumed that scaling 
concerns are not an issue. Thermal stability could be an issue, but this is not 
considered here. O f interest, however, as observed in section 6.7.3, the device internal 
resistance does alter with energy storage levels, and could alter appreciably. As the 
optimisation procedure uses this internal resistance as a design parameter, the volume 
calculations are sensitive to possible variations. It is assumed therefore that the energy 
content levels are clamped within specific limits and that operation outside of these 
limits is avoided. This is a coarse approximation and may require further research.
8.2.4 Switch scaling concerns
Switch scaling should be able to continue indefinitely, assuming that voltage and 
current sharing is well controlled, heat exchange is well defined and that the switches 
are sufficiently protected against system parasitics. Ref. [52] describes a silicon 
switch matrix (IGCT technology) that switches up to 50 kA. Refs [66] and [67] 
describe the construction of a 25 kV MOSFET switch. Thus the groundwork appears 
laid for a 20 kV, 40 kA switch, although matrix techniques still need to be verified
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and volume optimisation, in particular, still requires attention. The switch suggested 
in section 5.9 does however use contemporary switch packaging with contemporary 
techniques, and for IGBT devices current sharing is not an issue (although switch 
synchronisation during turn-off may present challenges). Thus the switch appears a 
possibility, albeit an expensive option.
However, there are other concerns that are not well defined and do require 
attention -  in particular, the functioning of IGBTs in high magnetic fields. The 500 kJ 
inductor will generate a field according the approximation
Lst1 r e q  SmHxlQkA /| ^
NAl 120 x 0.15m2 ' ’
where AL is the inner radius area o f the inductor. It is shown that it is not required for
the switch bank to lie adjacent to the storage element, so the switch bank could lie
well removed from the inductor, assuming that the connection leads form part of the
storage inductor itself.
8.3 Thesis contribution
The work presented in this document is largely based on research conducted by 
Kanter et al, where the XRAM topology is initially suggested and a single model 
volume optimisation is performed. Kanter et al. Also document the construction o f a 
500 kJ system and test results have been published.
This thesis contributes to this field in the following ways:
1. A modified version of the XRAM topology that requires fewer active switches 
than its counterpart is presented and its functionality is verified.
2. The volume model developed in [10] is expanded to incorporate the effect of an 
unmatched front-end.
3. An alternative volume capable o f incorporating the effect o f Qv o n  and non- 
continuous sub-system volume parameters is developed and verified.
4. It is proven that a balanced system is required for a volume optimum if  the system 
is modular. Similarly, it is proven that for a matched system, system volume is 
independent o f module number.
5. The use of IGBTs -  and the related implications -  as the active turn-off switch is 
researched.
6. It is shown that PWM of the load pulse is possible and allows effective pulse 
shaping utilising fewer system modules.
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8.4 Future work and recommendations
8.4.1 Battery IS, inductive storage PFN
The level of technology concerning the IS and the inductor itself is sufficiently 
advanced to allow for the construction o f the specified systems.
In particular, however, the effect of the inductors fringe fields on, firstly, the system 
in general and, secondly, the switches is not well researched and requires work.
Coupling of this field to a vehicle chassis or spatially adjacent hardware is 
unmodelled and requires attention. It is unlikely that the field will result in EMI- 
related effects (as regards radiation), but the presence o f a strong magnetic field in 
any system requires attention. Semiconductor switches involve complex current flow 
paths that may be influenced by these fields; topic-specific research needs to be 
conducted here, although a viable alternative is to physically move the switch bank 
from inductive source.
Alternatively, a different inductor geometry could be used, as described in Table
3-1. The effect that this has on the volume module is surprisingly small (although it 
has an appreciable effect on the actual volume). Switch orientated research could 
include the following:
1. Development of an accurate thermal model of the switch.
2. Research the effect o f high DC H-fields on a turn-off switch.
3. Research the possibility of high volume efficiency switch integration.
4. Validate multilevel switch serialisation.
Alternatively, analysis of ETC waveforms shows that the voltage high occurs 
mainly during the ETC initialisation stage, when the fuse is busy evaporating. From 
then on, the system exhibits a comparatively low voltage of less than 10 kV. As a 
result, the on switches are generally over-rated to match this initial voltage high. If the 
load initialisation could be performed using a separate supply -  a low-energy 
capacitive storage supply, for instance -  and the rest of the pulse form through an 
inductive supply, a lower overall system volume may be achievable.
8.4.2 <1 MJ PFNs
Capacitive storage PFNs are superior in most ways to inductive storage supplies 
except, most importantly, for the fact that they have a comparatively low energy
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density. Inductive storage appears to solve this problem initially but it becomes clear 
that the additional switch requirements are excessive. Ref. [49] documents the 
construction of a capacitive storage device capable o f reaching a 1.2 MJ.m'3 density 
including switch gear and shielded inductor. It appears therefore that if  capacitor- 








First switch cycle inductor balancing
Fig. A-l Inductor balancing circuit equivalent
Fig. 3-13 a[ii] shows the circuit used to model the inductor-balancing phenomenon. 
At the time of switching of Qx, there is current flowing through the load and -  even 
with balanced inductors and series diode protection for the switches -  different 
currents through certain branches of the storage inductor where z, >  z2 . It is required 
for this current difference to reduce to zero so that the steady state model as described 
in Fig. 3-13 (a[i]) becomes applicable.
Reference to section 3.7 shows that the two time constants of concern -  that 
involving the ESRs and that involving the load -  are at least an order apart. The 
inductor ESRs have been ignored as the only current change that can occur -  and as a 
result the only energy transfer between the inductors and thus inductor balancing -  
requires resistive losses to result in the required voltage drops. These resistive losses 
are dominated by RL.
It is required to determine how long the imbalance remains, if  the imbalance 
actually does reduce to zero and what the predominant factors that influence this 
imbalance are. It can be intuitively observed from Fig. 3-13 a[ii] that once z, = i2 the 
imbalance is over, the diodes DBl and D T4 become reverse biased and the circuit 
equivalent becomes that represented in Fig. A -l. The describing equation of the time 
of balance correction, or tL L, can provide all the information that is required. Fig.
A-l indicates that the branch currents o f the first and third branch are the same; this is 
assumed from the symmetry that exists in the circuit.





and the initial conditions 7i l (0)and I L2 (0) complete the description. Two variable 
relations are included in the results consideration. The relations
M  = kcL , A-6
from chapter 3 and now
A-7
/ „ (  0)
are incorporated. I ^  > 1 and can only be positive, and 0 < k < 1. This parameter is 
used as it allows for full cancellation of actual current magnitudes from the following 
analyses. Maple is used to process the equations. Firstly, Eqs A-l to A-5 are 
transformed to the Laplace domain and two describing equations formed. Maple is 
used to generate the solutions of (t) and i2 (t ) .  The equation /, (/) = i2 (t) is 
processed to calculate the time o f inductor balance
can be derived where
-ln (3 )+ ln
L (— 1 - 2A: + 3k2)f . . 5I„^k + I B^  + 4 k  + 2
t  r i —  2* / _\
RE F ,V ' x  REF______________
- A A-8L~L ‘ Rl (5 + 13k) {  (3* + lX 2 /„ f - l )
Fig. A-2 is calculated assuming kc = 0.85 (for the left hand side graph) and 
I  r e f  =325/300 for the right hand side graph. The two dependencies are clearly 
illustrated. Fig. A-3 shows measured and calculated results system values of RL = 2.6 
(from correlation with section 6.7.4), L = 2 mH, kc = 0.96 and Iref ~  52 / 30. The two 
graphs are in good agreement. The rounding evident in the measured result is as a 




Fig. A-2 Inductor balance time dependencies
t [M-s]
-------------- measured -------------- calculated




Small inductor value imbalance considerations
In the actual system, inductor modules may not be perfectly balanced. This may result 
in a current imbalance in the discharge state that results in undesirable -  and 
uncontrolled -  discharge patterns. To research the effect of even a slight imbalance in 
the value of L A and L B, Eqs 3-27 to 3-30 are solved (with the assumption that R esr =  
0) assuming that L A * L B.
It can be intuitively understood that the rate at which the inductor currents 
reduce is dependent on both the coupling between the branches and the difference in 
inductor value. The number of variables makes the derivation of general results 
difficult. The path considered here is that a certain current difference in the two 
branches occurs. This is represented as a ratio defined as
where I0 is the value of both iA (t) and iB (t) at the beginning of the switch cycle. The
which is monotonically decreasing and will achieve a steady state as t - >  °o. This 
steady state can be intuitively described if no current flows through the load and a 
constant current flows through the inductors. However, this will not occur in the 
actual system due to the diodes; when an inductor attempts to reverse its current 
direction the diode will block the current and the system equations will change. It is 
not in the designer’s interest to operate in this area and it is not considered further.
The tool that can be of interest to the designer is the time at which this branch 
current difference (represented by I s ) occurs (it is known the current difference only 
grows from his time on). Eq. B-2 is processed to generate the general solution
result is
La + LB — 2 M
B-2
ts = In 1 +
1 Is{La + L b - 2 M )
2 La - L b




which can be a non-real number if Is is of a value not achievable with certain system
value combinations.
Thus for a known system the designer can decide what the maximum 
allowable current difference is and further determine the maximum delay before the 
next module is switched. Further analysis of Eq. B-3 is possible. The substitution of




Is {[ + u - 2 k c*Ju)+2(u- \ ) u[kc2 ~ l)
u - 1 J J { lkc4 u - u - \ )
B-4
Eq B-4 can also result in a non-real number, however; these solutions are not valid.
Fig. B-l displays the dependency of ts on the coupling factor kc and the
inductor imbalance ratio u. Typical system values (as per section 5.9) of LA= 2 mH 
and Rl -  0.1 Q are used. The allowed current imbalance for both graphs is set at 0.1, 
or 10%. For the kc graph, u = 0.9 (considered typical) and for the u graph, kc = 0.85 
(also typical). These points are cross-referenced on each graph with a circular marker. 
As the coupling increases, the current imbalance occurs faster, which is an 
undesirable situation. At kc - 1, ts = 0 which means that the current imbalance
occurs immediately. It would appear therefore that any difference in inductor value 
results in a current imbalance that is aggravated by the coupling (in the series- 
balancing system of Appendix A, the coupling assisted in reducing the current 
difference; the opposite occurs here).
Fig. B-l k* and u vs current imbalance time
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As the inductor value difference decreases (resulting in an increase in u where 
a value o f 1 relates to perfectly matched inductors and is the ideal), the current 
imbalance occurs at a later time (which is desirable). Both of these results can be 
intuitively derived. For a typical 500 kJ system, it is observed that for an allowable 
current imbalance of 10%, a coupling factor of 0.85 and inductor imbalance factor of





For known parameters it is possible to determine if the over-shoot transient takes 
place while the switch itself is busy switching. To circumvent this pre-requirement of 
a known system it is assumed that switch has completed commutation and that the 
current source iu -  iQX is a step input function; this is the worst case. The full passive
system z p is modelled as a Laplace-plane load equal to
^  ^ R l + s L lZ p(s) = ------------ f ------------------, C-l
L l  C S N U B S  C S N U B  5  +  1
and the load as a unit step input with magnitude equal to the inductor currents 
magnitude
Ip(s) = ^ - ,  C-2
assuming iF = iLs -  where = I SRC and iQ (t) = ( \ -u ( t ) )  l SRC. The initial
conditions are ignored. The resultant voltage is given as
V  =  ____________ R l  + s L l____________
y C _ S N U B \ ;>)  j  r  2 , n r  i  ’
S  L SN U B^  L SNUB
where Vc SNUB (s) represents the voltage across the snubber capacitor and thus also
Qx. It is this voltage that we wish to consider.
Although the system appears simple, calculation of an analytical solution to 
determine the required capacitance for a known system and defined overshoot is 
difficult. Using standard second order system approximations [78] such as rise time, 
settling time and overshoot approximations is not possible as the system has a zero 
which, for typical parameter values, is not negligible. Direct calculation of the system 
overshoot is possible. Maple is again used. Firstly, Eq. C-3 is inverse transformed 
back to the time domain. This results in the general solution of
vc (0  — Rl^src + 1SRCe r 
where
LLa>sm{(oty LL 2C^ R{  
\ 4 L l - C snubRl 2




a  ~  R l  ^  s n u b
2 ]j L lC snvb
Processing of this equation is possible. Taking the derivative o f Eq. C-4 and equating 
the result to zero and making the time t the subject o f the formula gives the times 
where peaks and troughs occur. This time is recurring. The result of
nn + arctan
t = 2 - PEAK ^
( d  2r' — A T  ^ 
lX L SNUB ^ ^ L
RlLlO) C-6
co
where n is a positive integer can be substituted into Eq. C-4 to determine the 
magnitude of the relevant peaks and troughs. At n=l the first -  and intuitively the 
highest -  peak will occur. It would be in this projects interest to obtain an analytical 
solution of the required capacitance CSNUB for a defined overshoot, Ll s and RL;
however, manipulation of the above equations is impractical. Likewise, a closed form 
solution to the rise and settling time of this transient is also impractical to achieve.
As a very rough and worst case approximation, reducing Rl to zero gives the 
voltage response description as





Which is a sinusoid of magnitude I SRC j——^— . As a result, it can intuitively observed
V C Snub
that the overshoot -  with no damping o f the oscillations -  will be (worst case) the 
superposition of the steady state solution plus the sinusoid magnitude which is equal 
to
V c_ P E A K  ~ ^ S R C 'R l  +  I SRC J  r  ' C-8
V '-S N U B
This can be manipulated to determine the required capacitance for the desired 
voltage overshoot level of Vc PEAK . The actual overshoot -  due to the damping -  will
always be less than Vc PEAK . This approximation may appear extreme. However, for
the first switch cycle transients, the voltage overshoot is not o f immediate concern. In 
the prototype, a snubber capacitor is required across the switches for sharing purposes
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anyway. If the resultant sharing capacitor is of a greater value than the CSNUB required
for worst-case voltage overshoot calculated using Eq. C-8, it is certain that there will 
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Fig. D-l Thermal flow paths
Described in Fig. D-l is the full energy flow path from the origin of the power 
dissipation in the silicon (Pcond) through the respective layers and eventually into the 
air, or the ambient temperature. It is a combination of an IGBT model discussed in 
[61] and the heat transport model discussed in [74].
I
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Fig. D-2 Thermal models
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The temperatures of each layer have been indicated in Fig. D-2 and they are 
analogous to voltages before the thermal resistance approximations. The air, or the 
ambient level, is equivalent to a capacitance of infinite value. It is seen that Fig. D-2 
resembles a low-pass filter. Effectively, the designer wishes to utilise the device heat 
capacities to ‘filter out’ short pulses of high power excitation. Exact quantified 
representations o f each term is dependent on a number of factors including the 
material properties, material surface conditions and the layers geometric quantities; it 
is understandably difficult. In general, an approximation of the order of
R j c  =  R j  so +  R SO_C u  +  R-C u AIN +  ^ A i N  f  +  ^ /  c  ’ D-l
is made (as indicated in Fig. D-2). This can be empirically determined. Furthermore, 
the individual device capacitances are lumped into a single device CIGBT .
It is clear however that a single stage device model of a resistance and 
capacitance is very limited and does not describe the actual heat transport process 
accurately.
Device datasheets instead document a thermal impedance which is not 
composed of a real and imaginary component analogous to this capacitance and 
resistance but is actually an empirical measurement o f a step power input response 
(generally normalised to Rg ). Fig. D-2 is processed to develop a first order (a single
capacitor and resistor) model of the 1.2 kV device with Rg = 0.078. Here Rsa is taken
as zero and the sink and ambient capacitors as infinite. Zg is read from the datasheet
and plotted on a linear scale using Matlab. The original data is itself course so the 




Fig. D-3 Temperature transients (normalised to R„)
Shown in Fig. D-3 are three responses. It is clear that the actual transient is 
composed of at least two time-constants -  the first transient is quick (modelled using 
TC_2 with a time constant of 30 ms) and the second a slower transient (roughly 
modelled using TC_1 with a time constant of 60 ms and magnitude modifier of 0.9). 
Although it is clear that the single capacitor model is not totally adequate, it is clear 
that the thermal response reaches near-steady state at latest 200 ms. Thus it becomes 
clear that any power-excitation that is o f this order or larger must consider the device 
as in its thermal steady state. As a result no advantage can be gained from the material 
heat capacities within the device. However, if  a high current switch is to be 
constructed, a more intensive study to exactly determine the switch unit performance 




Opening switch voltage sharing issues : Sharing Methods
Passive outside
By ‘outside’ is meant by control of the power terminals to the device (as opposed to 
the gate or controller terminals). This sharing method is applicable to all devices and 
can be further separated into diode or capacitor clamped converter systems 
(documented in [79]) or snubber-based dv/dt limiters. An inductive storage PFN 
topology does not require a bus and thus converter-based solutions are not applicable.
However, dv/dt limiters are recognised as the most robust sharing methods and 
are preferred for very high voltage applications [66]. They take the form of resistor- 
capacitor-diode (RCD) snubbers, in various applicable topologies. Ref. [79] 
documents various capacitor charging schemes and suggests a novel self-clamped 
RCD snubber that proved effective.
Of distinct importance here is the difference between the XRAM topology 
researched here and conventional converter requirements. Firstly, the switches only 
switch once. Secondly, the device hold-off voltage is equal and parallel to the load 
voltage and this voltage falls to zero at the end o f the discharge cycle. As a result, the 
capacitor o f the RCD snubber need not be discharged (its voltage falls with the load 
voltage and its stored energy is effectively transferred to the load) and the R and D 
parts fall away. Thus simple capacitor snubbers are all that is required for the XRAM 
topology. This method is implemented in the prototype and proved successful.
However, for power levels required by the final system, the capacitor volume 
required for similar sharing reliability will prove excessive. Some alternative methods 
are thus proposed and discussed. An alternative is the use of a MOV or other lossy 
voltage-clamping device. However, the reliability o f even high power MOVs in this 
application is low and the option is not considered further.
Device matching
This method is described sufficiently in Ref. [79] and not considered further here. O f 
worthwhile mention however is a novel method of voltage sharing proposed in Ref. 
[67] which documents the construction (and successful application) o f a 25 kV 138 A
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switch using serialised MOSFETs. The focus o f this research is mainly on the 
synchronisation of the gating signals. The method used here is displayed in Fig. E-l.
^ 1  __  ^ 2  __  ^ 3  Q t  ^ 5




Fig. E-l Synchronised device gating
Effectively, the gate signals are all synchronised through the use of a common 
magnetic core on all the drivers. No problems or difficulties one would expect -  such 
as leakage inductance, reaction time or the capacitive load -  were documented and a 
switching time of 50 ns was recorded.
The system was taken up to 2 kHz with no device failure. The advantages of 
such a system are also clear; the level of modularization is not limited and no 
feedback is required. The disadvantages are that the devices will obviously have to be 
well matched and the magnetic design will have to be very precise to minimise the 
effect of the magnetic parasitics. Also, no record o f this methods application to IGBTs 
or HVIGBTs has been found.
Passive gate driving schemes
This option can be separated into two classes 




Fig. E-2 Passive feedback control
The proposed circuit o f Fig. E-2 is comprised o f a simple over-voltage 
feedback path that senses an over-voltage and passively injects current into the device 
gate, effectively switching the device back on to again reduce the device VCE. The
. The first concerns the passive feedback
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device Dz is a zener-based device (‘Transils’ are commercially available that are 
specifically made for this application).
Ref. [66] mentions this option and quotes a 25 kV 1200 A application using 
MOSFETs that utilises this sharing method. This method obviously requires detailed 
knowledge of the specific device to be serialised to prevent possible instabilities. The 
advantages o f such a system are clear; the level of modularization is not limited, very 
little extra hardware is required and no high-voltage feedback is required (as 
information). The disadvantages are that the series stack will switch as fast as the 
slowest switch only resulting in increased system losses and reduced device lifetime. 
Also, no record of this methods application to IGBTs or HVIGBTs has been found.
The second method for passive gate control is the bootstrap method described 
in both [79] and [66] and shown in Fig. E-3. This requires high voltage feedback and 
effectively allows the passive control (through a resistor network or similar) of a slave 
device to be linked to a master device, which is switched with a standard gate driver.
The master device is switched slower than the maximum switch time o f the 
slowest device to ensure that the slave device does switch. This circuit topology’s 
advantage is in its simplicity and passive feedback. Increasing the device number is 
theoretically possible but requires more complex electrical connections. The 
disadvantages o f this system are that the switching losses are increased and switch 
robustness may become an issue.
Active gate driving schemes
Again there are two classes for active gate switching. The first is documented in [66] 
and is similar to the bootstrap topology shown in Fig. E-3, but uses active gate control 
on the slave device. This allows for improved control o f the slave device and faster 
switching. However, intelligent voltage feedback is required and similar problems 
with increasing the module number result. This method can also be expanded to allow 






Fig. E-3 Bootstrap methodology
Appendices 205
Stellenbosch University http://scholar.sun.ac.za/
voltages. The disadvantage of this method is the gate-signal dependence on the high 
voltage feedback.
The second active gate control method is documented in [66] and specific 
examples (and slightly different methods) are proposed in [68]-[71]. The difference in 
the respective methods is basically the method in which the gate signal is formed. 
Refs [70],[71] and [57] uses op-amps (with the usual band-width limitations) and 
connected circuitry to generate a voltage reference and Refs [68] and [69] use discrete 
components.
Fig. E-4 Individual cell active gate control
Fig. E-4 shows the control strategy for the control of each unit. The reference 
input is necessarily made slower than the slowest device switching behaviour. The 
reference input is designed to match the devices expected voltage rise performance. 
The multiplier block A is a sensitivity block and could incorporate some control 
algorithms for noise filtering or stability concerns. The advantage o f this method are 
quite clear; the device serialisation number is not limited (theoretically), the device 
switch transient can be stabilised effectively and only local voltage feedback is 
required (there is no inter-device dependency). The disadvantages are also obvious, 
however; the device needs to be accurately characterised beforehand, the switching 
losses are understandably high and the intelligent voltage feedback means the 




Possible inductor imbalance considerations during turn-on
It is invariable that some current difference (where iu - iL2 *  0 ) does occur during the 
parallel discharge state; this will result from even a small inductor mismatch as 
described in Appendix B. For the state Fig. 7-1(d) to exist, this current difference 
must reduce to zero. This occurrence is analogous to that discussed in Appendix A 
where the current difference converges. During this convergence time, the current 
difference conducts through one o f the diodes into the load. If a current imbalance 
occurs and assuming that the current imbalance is in the form of ilA > iL2, Fig. F-l 
represents the discharge paths with D T reverse biased and D B conducting.
Fig. F-l Turn-on current imbalance
It is observed that if  Z)s is conducting, the circuit can be divided into two 
circuits, coupled only through the mutual inductance M . The two describing 
equations
F-l





where r  = -------- —. If interest to the designer is when the current difference
l - * L
L
converges to zero. Defining a current ratio of I ^  ancj equating Eq. F-2 to
12 (0)
zero gives the time o f convergence as
L 2 - M 2
t__= ------------ Inconv LRl
F-3
L + M
This current imbalance- as it is expected to be small -  will have negligible 
effect on the transferred energy wave shape. It is of interest in the electrical analysis 
of the circuit however as it is observed from examination of Fig. 7-2 and Fig. F-l that 
if  this current imbalance exists, one o f the diodes (in this case D B) will continue to 
conduct during the whole switch transient. As a result, the other diode - D T - will hold 
the full load voltage during switching. Thus the diodes need to be rated at the same 





Generation and processing of the characteristic inductance matrix M Nto form M „is
discussed in this appendix. This is performed through numerical processing of the 
inductor geometries, the generated fields and resultant flux linkages to calculate 
individual mutual inductances between each winding of the inductor to every other 
winding in the inductor.
A number of assumptions need to be made:
1. Each winding is modelled as planar current loop orthogonal to the z-axis with 
radius falling in the centre of the conductor it is representing (Fig. G-l).
2. This current loop does not shift in time or space during the charge or discharge 
cycle.
3. The helical deformation of the actual coil is ignored.
4. The conductors are either circular or square and are modelled as a single current 
loop.
5. The inductance is defined at the H-field steady-state situation.
6. Full superposition is valid.
7. The conductor material and isolation material is non-magnetic.
8. The inductor has an air-core.
9. Device radial symmetry means that the field need only be calculated in a two 
dimensional cross-section as shown as the area o f interest in Fig. G -l.
Fig. G-l graphically demonstrates the field distribution o f a single conductor 
(source conductor) in a matrix o f a 4x4 square winding area Brooks coil inductor. O f 
interest is the coupling o f the source coil (referred to with a subscript 5) to itself (self­
inductance) and to the target coil (mutual inductance) (referred to with a subscript t).
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Fig. G-l Field distribution between two conductor loops
Fig. G-2 Current stick model definitions
The source coil is approximated as a number of current sticks; a value o f 40 was 
proven to be sufficient. Using
H =
1 cx a ( vS\ a»c a»b
4 n cx a 2 V c
11 G-l
from [75] pg. 322 with reference to Fig. G-2 it is possible calculate to the value of H 
(normalised to 1 A) generated by the source loop for the whole area o f interest.
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The flux linkage (using the normalised H [75] pg. 333) of a field to a target is defined
as
/L = |/ i0H -Ja , G-2
where //0 is the permeability of free space and the surface area of interest is that 
enclosed by the target conductor (shown Fig. G-l as the planar Target flux linkage). 
The area differential da is orthogonal to this plane; in Fig. G-l this relates to the z 
direction. As a result it is only the z-component of H (Hz) that needs to be calculated; 
this simplifies the calculation process.
It is thus possible to calculate the flux linkage o f any source coil to any target 
coil, including itself. Assuming that the flux linkage is normalised to 1 A the 
inductance L is numerically equal to the flux linkage / I . This can be written as a 
numerical relation of the form of
M s,t = / v I ^  ,(»)•«■• (r («)2 -  r(n - 1)2), G-3
«=o
where P  is the number of points the target coil radius is divided into, HZj(n) is the 
source H-field at the target coil at point n along the target plane, r(n) is the radius at 
the point n and MSJ is mutual inductance of the source and target coil. It is clear from 
examination of Eq. G-l and Fig. G-l that the mutual inductance of two coils in an air- 
core inductor is a function only of the spatial relationship between these two coils; it 
is clear therefore that MSJ = MtiS .The mutual inductance o f a source coil to itself is 
called the self-inductance, where MSiS = Ls.
To demonstrate the method of matrix decomposition, an inductor consisting of 
4 conductors is decomposed to form two coupled inductors o f 2 windings each. The 
voltage across two series inductors (or two coils in an inductor connected in series, as 
is the case here) is given by
r dix , .  dij T diy dixv ,+ v ,  = L —-  + M n —-  + L2—-  + M 2, —L. G-4
1 2 1 dt  12 dt dt 21 dt
With the understanding that in this equation i, = i2,
V| + v2 = (Z/j + L2 + 2 x M ) • —- ,  G-5
dt
is used to describe the total apparent self inductance o f the two coils. The terms M X2 
and M 2X are equal and are equated to M. Calculation of the mutual inductance follows
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a similar path. To calculate the mutual coupling of the above 2 coils to a third, the 
equation
v3 =L3^ -  + M13^  + M , A  G-6
3 3 dt 13 dt 12 dt
is decomposed to form
v3 =Z,3— + + M i2)— G-7 
dt dt
where again /, = i2 .
To demonstrate how this is incorporated into the design of M„, Table G-l 
shows the inductance matrix M N of a 4-winding coil.
Table G-l Characteristic inductance M„
Winding # N 1 2 3 4
1 L, M2, m 3, M41
2 M 12 l 2
—
M 32 M42








Assuming that we aim to develop a 2-module system (n = 2) from this 4-winding 
inductor (N =4), we need to couple the windings to form two electrically isolated 
modules of 2 windings each. To demonstrate, we serially link windings 1 and 2 and 
windings 3 and 4 according to Eqs G-5 and G-7. This is performed by adding the 
relevant terms as shown as shaded in Table G -l, MN, to form Table G-2, or M „.
Table G-2 Characteristic inductance Mn
Module # n A B
A Mab
B Mba
It is therefore clear that a single inductance matrix o f order N  contains all the 
information to describe the coil fully; this matrix is defined as the characteristic 
inductance matrix MN. Calculation o f the required Mnmatrix is performed through
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the addition o f the relevant terms (done physically by the serial connection of the 




H.1 Demonstration Matlab listings for continuous volume model
APPENDIX H
% Core code calculating system volume using the continuous model 
%
% Written by Julian van der Merwe, 2000
% Project under contract to contractor project number WSR6070 
%
% Warning:
% This is the bare code used to generate the volume of a system for 
% a defined case. The code is used as the core for the optimisation procedures.
%
% Extended Matlab files are included with the report that calculate 
% volume and efficiency comparisons for Sr.-. and Eiar..„.. and tr4.. Running of 
% these files will generate the graphs as presented in this report.







% This last is a comparison between SorEqs model and the continuous 
% model.
% Define system constants required for continuous model 
Energy = 500e3; % Total stored energy
rho = 1.7e-8; % Resistivities of applicable inductor metals
rhoal = 2.82e-8;
sbp = 80e6; % Battery power density
k = 1; % Front-end ESR ratio (Rkoei)
trat =1.5; % Ratio of charge time over system time constant.
lam =1.5; % Ratio of Battery volume over inductor volume
%This constant is not actually used; it is inherent in the results.
% Inductor volume modifier = 3.9457e-008 (calculated) or 3.7621e-008 
% (Grover) or 6.03e-008 (Soreq). In general the calculated is used.
% Calculate constant
pha = Energy*2*(k+1)a2 / (k*sbp*3.9457e-008/rho*(1-exp(-trat))*2);










H.2 Demonstration Matlab listings discrete volume model
%
% Core code calculating system volume using the discrete model.
% It is observed that the code requires specific system detail.
%
% Written by Julian van der Merwe, 2000
% Project under contract to contractor project number WSR607 0 
% Warning:
% This is the bare code used to generate the volume of a system for 
% a defined case. The code is used as the core for the optimisation procedures.
% Extended Matlab files are included with the report that calculate 
% volume and efficiency comparisons for tr:H, Rx and Qv r;s. Running of 
% these files will generate the graphs as presented in this report.
% These are 
%
% ESRVOL_discrete__Von_working.m
? ESRVOL_diserete_Von_working_2,m which uses an alternative - yet equivalent 
% compensation fro Q ,;K
% ESRvol_discrete_tcharge.m 
%
% And used for the constructed model 
% ESRvol_built_discrete_Eff.m 
%
% define load parameters 
Rload = 0.1;
T dis = 5e-3;
Peak load resistance




ESRbatt = VbattA2/Power_density; 
Ibatt = Power_density/Vbatt;
% in W / 1
% battery unit volume 
% Battery voltage per unit 
% Battery ESR
% Maximum current battery can deliver




% maxiumum current switch unit can commutate 
% switch unit volume
% V drop per switch (in series that is)
% Define System Statistics 




limit for inductor ESR 
TRANS_eff = 1;
% coupling ratio
% Energy requirement for the system 
% Back-end efficiency - used to define upper
% Used for back-end transfer efficiency
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effF = 1; % Front-end power matching modifier
% Tuner, modifier 
upper_limit = 500; % Maximum Ns
% Physical constants 
rho = 1.7e-8; 
rho = 2.82e-8; 
TempconstCu = 4.92e-15;
% resistivity of copper in ohm.m 
% resistivity of aluminium in ohm.m 
%Copper temperature rise constant
% Some calculated variables 
ESR = N*(1-DCeff)/DCeff*Rload;
L = T_dis*Rload*N*N/(TRANS_eff)*le6; 
Iwant=sqrt(Energy*2/(L*le-6));
SVolF = VolSw*N*ceil(Iwant/Iswmax);
% Defined ESR for upper-limit mark. 
% Required storage inductor in (JH
% Calculates required charge current 
% Calculate the exact Switch volume
■>- Define the function sweep - in this case the discrete series battery connection 
Ns = [1:1:upper_limit];
% Calculate inductor quantities from Grover equations
deltaF = ( (rho* 100) *(5/3)*L./ (4. 0802e-004*Resr.A (5/3) ) ) ."(3/8) ;
% required conductor diameter 
lengthF = pi/rho*Resr.*((deltaF)/2/100).A2;
% calculate length of required conductor 
NF = ((L./((0.016994*3/2)‘deltaF))).* (2/5) ;
% calculate total winding count required 
radoutF = (NF.* (1/2)).*(deltaF)*2/100; % Outer radius of inductor 
ccheckF = (L/1000*deltaF.A4*le6/25.49).A (l/5)/100;
% Inner radius of inductor (checking)
IVolF = radoutF.A2*pi.* (sqrt(NF)),*deltaF/100 * 1000;
% Inductor volume in litres 
BVolF=VolBatt*Ns*Np; % total battery volume
% Inclusion of Qv cs simply requires adjustment of the IS voltage
Volt=Vbatt*Ns- N*Vswitch; % calculate IS voltage available for charging
% Calculate Total volume and determine minimum 
Tvol = LvolF+BvolF;
[a,b] = min(Tvol);
% Calculates temperature rise in inductor;
CondAreaF = (deltaF/2/100),A2*pi; % conductor area in m2
dTF=TempconstCu*IwantA2*tFrt./ (CondAreaF).“ 2 ; % rise in temperature of copper
Resr=ESRbatt*Ns/Np*effF; % Calculate desired inductor ESR
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H.3 Matlab listings for PWM duty cycle calculation
% Code generated for the generation of the duty cycle for
PWM' ing of an inductive storage PFN
%
% Written 2000-09-1G by Julian van der Merwe
% Project under contract to contractor project number WSR6070 
% Warnings:
% The continuous and discontinuous modes of operation are possible.
% This program assumes that the system passes from: 
i discontinuous to continuous to discontinuous 
% If the driving function (power) requires intermittent 
% swapping from discontinuous to continuous, this model is not 
% applicable.
%
% A Matlab file PWM.m included with the report contains the following 
% code plus the code that generates all of the graphs (with measured 
% values) in this chapter 
%
% Enter system constants
% Storage inductor 
L = 32e-3;
R = 1;
tau = L / R;
Dnum = 100; 
dt = 100e-3/Dnum;
Io = 100;
% Define power curve required
% Power curve in this case is a constant power 
Pconst = 100A2*R; 
k = [1:1:Dnum];
P = Pconst*ones(size(k));
% Initialise duty cycle and currents
% It is assumed that the series discharge state delivers 
% more current than is required. This is one of the discontinuous 
% states. The duration of this state is calculated and the duty cycle 
% equated to 1 for its full duration.
% If this state does not exist, this code still initialises the 
% duty cycle correctly, 
kstart = ceil(-log(Ip/Io)*tau / dt) ; 
if kstart < 1, 
kstart = 1;
% Load resistance 
% Series discharge time constant 
% Number of duty cycles.
% Inverse of switching frequency




D = ones (Dnum, 1) 
if kstart == 1,
D (1) = (4-P(l)/(R*Io*2))/3; 
end;
% Required duty cycle calculation loop, 
for n = kstart+1:1:Dnum,
% Non-continuous duty cycles are filtered out. This is only 
% applicable if the situation described in the Warnings section 
% occurs.
if D(n-l) > 1,
D(n-l) = 1; 
end;
if D(n-l) < 0,
D(n-l) = 0; 
end;
D (n) = (4 - P (n) * (4-3*D (n-1) ) / (P (n-1) * (l-2*dt/tau* (4-3*D (n-1) ) ) ) ) / 3; 
if D(n) < 0,





H.4 Matlab listings for Inductor matrix calculation
% Cede calculating an inductance mati'ix for a multi-winding inductor 
% Written 2000-09-IS by Julian van der Merwe
% Project under contract to contractor project number WSR6070 
% Warnings:
% The program is resource intensive.
%
% This program is called Hfield. It uses HfieldF.m as its core processor.
% Once Hfield.m has been run, Lshare.m can be used to combine the PCC or JRC loops 
% as desired. These programs are included with the report
% Hfield calculates the linkages of all the current loops in a rectangular winding 
% window w.r.t. to all the other loops. The linkage to itself is its self inductance.
% This program generates A matrix Mt (Mutual total) of size (Wx*Wy by Wx*Wy) giving 
% the full mutual inductance matrix of all the % elements to all the other elements in 
% the form:
% Assuming we count verticallly in Y and horizontally in X, a specific coil address is 
% defined as (Y,X)and its value as [Y,X]; we thus show the coupling between, say coil 
% (2,1) and (3,2) is (2,1): (3,2) but written [3,2] in the column of (2,1). Comprende?
% Mt =
s.
(1,1) : (2,1): (3,1) : (1,2): (2,2): (3,2) : (1,3) : (2,3) : (3,3)
[1,1] [1,1] [1,1] [1,1] [1,1] [1,1] [1,1] [1,1] [1, 1]
% [2,1] [2,1] [2,1] [2,1] [2,1] [2,1] [2,1] [2,1] [2,1]
% [3,1] [3,1] [3,1] [3,1] [3,1] [3,1] [3,1] [3,1] [3,1]






















[3,3] [3,3] [3,3] [3,3] [3,3] [3,3] [3,3] [3,3] [3,3]
% You may notice some repetition occurs. We see row one is numerically equal to column 
% 1, row 2 to column 2 and so forth as the coupling between two loops is the same 
% calculated from either side. Due to the numerical approach used here these will not 
% be exactly equal; the error can be reduced by increasing Xmax or increasing the 
% number of sticks used in the calculation of Hz for all space in HfieldF.m (increase 
% n) .
%
% Also calculated is a matrix LMJRC or LMPCC. LMJRC assumes that the inductor is 
% separated into electrically isolated units in vertical JRC-type coils (Jelly roll 
% oil - that is, wound vertically) to produce Wx separate coils. The matrix LM is a Wx 
% by Wx matrix with the self inductance of each of these coils and its mutual 
% inductance with the other coils. It takes the form (again for a 3 by 3 inductor)
%
% (1) (2) (3)
% LMJRC = [LI] [M21] [M31]
% [M12] [L2 ] [M21]
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% [M13] [M2 3 ] [L3]
% where Mxx = Lx
% Notice here that theoretically, M21 = M12. Again the expected errors occur. 
% Calculation of LMPCC is similar but just in the PCC plane




pitchx = 0.02 0;
InnerRad = 0.225+pitchx/2; 
OuterRad = 0.5;
pitchy = 0.02; 
n = 40;
% number of windings in the x-plane (PCC)
% y-plane number (JRC)
% total number of points throughout radial area 
% to be calculated
% distance between conductor centers PCC
% outside radius of coil (outer limit of required 
% area)
% distance between vertical (JRC) windings 
% number of current sticks used in approximation
% Calculates the flux linkage of a single PCC element top all possible PCC and JRC
% elements
for Hori = l:l:Wx,
[fluxXY] = HfieldF(Wy,Wx,Hori,pitchy,pitchx,Xmax,InnerRad,OuterRad,n);
% calculate the Hz - component for each JRC segment
Step = Hori 
if Hori==l,
Mt = fluxXY; 
else
Mt = [Mt, fluxXY] ; 
end; 
end;
% Generates a general Wx-sized JRC-compound inductor matrix 
for C = 1:1:Wx, 




% Generates a general Wy-sized PCC-compound inductor matrix 
for Y = l:l:Wy,
for Mx = 1:1:Wy,
Ltemp = 0; 
for C = 1:1:Wx,
for R = 1:1:Wx,








H.5 Matlab listings for H field calculation
% Code generated for the calculation of the H-field of an air core multi-turn inductor 
% for all influential space. Used as a called function for the full inductor generator 
%
% Written 2000 by Julian van der Merwe
% Project under contract to contractor project number WSP.6070
function [fluxXY] = HfieldF(Wy,Wx,WxN,pitchy,pitchx,Xmax,Rad,OuterRad,n)
% HfieldF(Wy,Wx,WxN,pitchy,pitchx,Xmax,Rad,OuterRad,n)
%
% Wx = horiziontal winding number 
% wy = vertical winding number
% WxN = current horizontal JRC coil being examined 
% pitchy = distance btween adjacent conductors in the y plane 
% pitchx = same as pitchy but in x direction
% Xmax = number of points you wish to devide the OUTER radius into for calculation 
% purposes
% Rad = Inner radius,- position of the innermostconductor in the x- direction 
% OuterRad = Area over which you need to calculate H 
% n = number of current sticks to be used 
%
% HfieldF uses the current stick model to approximate a current loop. The number of 
% sticks used is equal to n; 8 is generally sufficient but this an be upped to 4 0 or 
% more for accurate approximations.
% Input are the documented variables. The output is the flux linkage of each conductor 
% in the JRC coil to each other conductor of the FULL coil; the linkage of all the 
% conductors in the JRC coil at postion WxN to all the other conductors throughout the 
% whole coil. For a 3 by 3 matrix you will get (for WxN =1): remeber adressing is 
% (Y,X) and value is [Y,X] and coupling is (1,1): (1,2) = (in column (1,1):,
% (1 ,1) : (2 ,1) = [2 ,1] )
%
% FluxXY
% = ( 1 , 1 ) : ( 2 ,1 ) : (3 , 1)
%
% [1 ,1 ] [1 ,1 ] [1 ,1]
% [2 ,1] [2 ,1 ] [2 ,1]
% [3 , 1] [3 , 1] [3 , 1]
% [1,2 ] [1,2 ] [1,2]
% [2,2] [2,2] [2,2]
% [3 , 3] [3 , 3] [3 , 3]
const;
Hz = zeros(Xmax,W y);
L = (2*pi/n) ;
% define current stick vertices
% bring uo in
% initialise Hfield z-component 




for N = 1:1:n,
A(N, :) = [(Rad+(WxN-1)*pitchx) *cos(N*L) (Rad+(WxN-1)*pitchx)*sin(N*L) 0 ] ; 
end;
At = [A(n,:); A]; % Vertice temp for easy calculation
for N = 2:1:(n+1),
a (N-l, :)=At(N, :)-At(N-l, :) ; 
end;
a - vectors (in the direction of current flow)
% Calculate H at the Z-planes parallel to winding 
% discrete x-steps for calculation purposes 
% x of observer vector for X,Z iteration 
% We assume rho symmetry
% z of observer vector,- initial offset to 
% circumvent singularity 
% observer vector
% b-vector (to START of current stick)
% c-vector (to END of current stick
for Z = [1:1:Wy],




R = [x y z] ;
for N = 2:1:(n+1),
b(N-l, :)=At(N-l, :) -R;
C  (N-l, : ) =At (N, : )  -R;
end;
for N = 1:1:n, % Calculate total H-field at observer R for each
% stick n
H =1/ (4*pi) * (cross (c (N, :) , a (N, :) ) / (sum (cross (c (N, :) , a (N, :) ) . A2) )
*((dot(a(N, :), c (N, :)) /sqrt(sum(c(N, :) .A2))dot (a (N, :) , b(N,:))
/sqrt(sum(b(N, :) . A2))))) ; % Biot-Savant stick model
Hz(X,Z) = Hz(X,Z) + H (1,3); % filter z-component 
end;
Xa(X) = x; % used for graphing purposes (if desired)
Za(Z) = z; % ditto,
end; 
end;
Hzt = [Hz (: , 1: (Wy-1) ) ,Hz] ; 
for coil = [2:1:Wy],
Hzt(:,coil-1)=Hz(:,Wy-coil+2); 
end;
generate matrix of hieght 2*Wn to calculate H
for coil = 1:1:Wy, 
for X = 1:1:Wx,
for Y = 1:1:Wy, 
clear flux;
% which coil are we currently calculating M 
% for which X-layer is coupling calculated 
% for which Y-layer we calculate coupling 
% initialise flux vector
for r = 1:1:(ceil((Rad+( X -1)*pitchx)/OuterRad*Xmax)),
% width of target loop (radius) 
AnulusArea = (r*2 - (r-1)* (r-1))*(OuterRad/Xmax)A2*pi;
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